JP2016152343A - Semiconductor device - Google Patents
Semiconductor device Download PDFInfo
- Publication number
- JP2016152343A JP2016152343A JP2015029641A JP2015029641A JP2016152343A JP 2016152343 A JP2016152343 A JP 2016152343A JP 2015029641 A JP2015029641 A JP 2015029641A JP 2015029641 A JP2015029641 A JP 2015029641A JP 2016152343 A JP2016152343 A JP 2016152343A
- Authority
- JP
- Japan
- Prior art keywords
- oxide film
- silicon oxide
- silicon
- semiconductor device
- coils
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Landscapes
- Semiconductor Integrated Circuits (AREA)
Abstract
Description
本発明は、半導体プロセスを用いるため微細な構造を実現することができ、かつ、安定した特性を有するトランス内蔵素子の構造に関する。
The present invention relates to a structure of a built-in transformer element that can realize a fine structure because it uses a semiconductor process and has stable characteristics.
近年、加工技術の発展とともに、MEMS技術を用いた絶縁トランス内蔵ゲートドライバなどが開発されている。
In recent years, with the development of processing technology, gate drivers with built-in insulation transformers using MEMS technology have been developed.
しかしながら、MEMS等の加工技術でトランス内蔵素子を作ると、基板上に作成したコイルを絶縁基板に貼り合わせて絶縁するなど、構造上微細化し、かつ、安定した特性を得ることが難しかった。
本発明は、上記問題点を解決する構造に関するものである。
However, when a transformer built-in element is made by a processing technique such as MEMS, it is difficult to make the structure finer and to obtain stable characteristics, such as bonding a coil formed on a substrate to an insulating substrate for insulation.
The present invention relates to a structure for solving the above problems.
上述の課題を解決するために、本発明は、以下に掲げる構成とした。
本発明の半導体装置は、シリコン基板上に形成され、トランスを構成する複数のコイルが、それぞれ、シリコン基板上に形成されたシリコン酸化膜中に埋め込まれ、絶縁されている。
In order to solve the above-described problems, the present invention has the following configurations.
The semiconductor device of the present invention is formed on a silicon substrate, and a plurality of coils constituting the transformer are each embedded and insulated in a silicon oxide film formed on the silicon substrate.
複数のコイルの埋め込まれたシリコン酸化膜は、TEOS(テトラエトキシシラン)を原料ガスとして形成されたシリコン酸化膜であることが望ましい。また、絶縁されるコイルとコイルの間のシリコン酸化膜の厚さは0.5μmから30μm、またシリコン酸化膜の全厚は100μm以下であることが望ましい。
TEOSを原料としたシリコン酸化膜は比較的柔軟であり、埋め込まれたコイルがストレスを受けにくいという特徴を有する。また上記の膜厚を用いることで、コイル間の絶縁性が良好でかつ安定した特性を有する素子を作ることができる。
The silicon oxide film in which the plurality of coils are embedded is preferably a silicon oxide film formed using TEOS (tetraethoxysilane) as a source gas. Further, it is desirable that the thickness of the silicon oxide film between the coils to be insulated is 0.5 μm to 30 μm, and the total thickness of the silicon oxide film is 100 μm or less.
A silicon oxide film using TEOS as a raw material is relatively flexible and has a feature that an embedded coil is hardly subjected to stress. In addition, by using the above film thickness, an element having good and stable characteristics between the coils can be produced.
コイルは、アルミ、銅、ポリシリコンなどの配線材料から形成される。配線の厚みは0.5μmから5μm、配線幅は10μm以下、横方向のメタルの間隔は5μm以下で形成される。
The coil is formed from a wiring material such as aluminum, copper, or polysilicon. The thickness of the wiring is 0.5 μm to 5 μm, the wiring width is 10 μm or less, and the distance between the lateral metals is 5 μm or less.
本発明によれば、微細な構造を有し、良好な特性を得られるトランス内蔵素子を形成できる。
According to the present invention, a transformer built-in element having a fine structure and obtaining good characteristics can be formed.
以下、本発明の実施の形態となる構造について説明する。
Hereinafter, the structure which becomes embodiment of this invention is demonstrated.
実施例1に係るトランス内蔵素子に関して説明する。トランスを構成する、上部コイル、下部コイルが、シリコン酸化膜に埋め込まれ、絶縁されている。
シリコン酸化膜は膜質が比較的柔軟であり、コイルにストレスを与えず安定した特性を得ることができるTEOS系シリコン酸化膜か望ましい。また、TEOS系シリコン酸化膜の下地に熱酸化膜があることが望ましくこれによってシリコン基板から受けるTEOS系シリコン酸化膜のストレスをさらに緩和できる。また、ストレスを緩和するには、シリコン酸化膜の厚みをb、熱酸化膜の厚みをaとした場合、b>aの関係にあることが望ましい。
The transformer built-in element according to the first embodiment will be described. An upper coil and a lower coil constituting the transformer are embedded in a silicon oxide film and insulated.
The silicon oxide film is preferably a TEOS-based silicon oxide film having a relatively flexible film quality and capable of obtaining stable characteristics without applying stress to the coil. In addition, it is desirable that a thermal oxide film is present under the TEOS silicon oxide film, which can further alleviate stress on the TEOS silicon oxide film received from the silicon substrate. In order to alleviate the stress, it is desirable that the relation of b> a is satisfied, where b is the thickness of the silicon oxide film and a is the thickness of the thermal oxide film.
1、4、6 シリコン酸化膜
2、上部コイル
3、シールド電極
5、下部コイル
7、シリコン基板
8、電極パッド。
9、ワイヤー
10、熱酸化膜
1, 4, 6
9,
Claims (3)
A semiconductor device comprising a plurality of coils embedded in a silicon oxide film formed on a silicon substrate and insulated by the silicon oxide film.
The silicon oxide film is formed of a silicon oxide film using TEOS (tetraethoxysilane) as a raw material, and an oxide film thickness between a plurality of coils is 0.5 μm to 30 μm. Semiconductor device.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2015029641A JP2016152343A (en) | 2015-02-18 | 2015-02-18 | Semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2015029641A JP2016152343A (en) | 2015-02-18 | 2015-02-18 | Semiconductor device |
Publications (1)
Publication Number | Publication Date |
---|---|
JP2016152343A true JP2016152343A (en) | 2016-08-22 |
Family
ID=56696828
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2015029641A Pending JP2016152343A (en) | 2015-02-18 | 2015-02-18 | Semiconductor device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2016152343A (en) |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0729732A (en) * | 1993-07-09 | 1995-01-31 | Fuji Electric Co Ltd | Thin film magnetic element |
JP2006032805A (en) * | 2004-07-21 | 2006-02-02 | Toshiba Corp | Voltage control oscillation circuit and semiconductor integrated device and wireless communication device using the circuit |
JP2009111036A (en) * | 2007-10-29 | 2009-05-21 | Fuji Electric Device Technology Co Ltd | Thin film transformer and its production process |
JP2010080774A (en) * | 2008-09-26 | 2010-04-08 | Rohm Co Ltd | Semiconductor device |
US20100295649A1 (en) * | 1999-11-23 | 2010-11-25 | Gardner Donald S | Integrated transformer |
JP2014522561A (en) * | 2012-05-29 | 2014-09-04 | 富士電機株式会社 | Isolator and method of manufacturing isolator |
JP2016131211A (en) * | 2015-01-14 | 2016-07-21 | 富士電機株式会社 | High breakdown voltage passive element and method of manufacturing the same |
-
2015
- 2015-02-18 JP JP2015029641A patent/JP2016152343A/en active Pending
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0729732A (en) * | 1993-07-09 | 1995-01-31 | Fuji Electric Co Ltd | Thin film magnetic element |
US20100295649A1 (en) * | 1999-11-23 | 2010-11-25 | Gardner Donald S | Integrated transformer |
JP2006032805A (en) * | 2004-07-21 | 2006-02-02 | Toshiba Corp | Voltage control oscillation circuit and semiconductor integrated device and wireless communication device using the circuit |
JP2009111036A (en) * | 2007-10-29 | 2009-05-21 | Fuji Electric Device Technology Co Ltd | Thin film transformer and its production process |
JP2010080774A (en) * | 2008-09-26 | 2010-04-08 | Rohm Co Ltd | Semiconductor device |
JP2014522561A (en) * | 2012-05-29 | 2014-09-04 | 富士電機株式会社 | Isolator and method of manufacturing isolator |
JP2016131211A (en) * | 2015-01-14 | 2016-07-21 | 富士電機株式会社 | High breakdown voltage passive element and method of manufacturing the same |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9944516B2 (en) | High aspect ratio etch without upper widening | |
TW201613001A (en) | Substrate-less stackable package with wire-bond interconnect, method for making a microelectronic unit, method for making a microelectronic package and method for making a microelectronic assembly | |
JP2014013810A5 (en) | ||
JP2016513364A5 (en) | ||
JP2017017320A5 (en) | ||
JP2014007388A5 (en) | Method for manufacturing semiconductor device | |
CN106463394B (en) | Semiconductor device | |
TWI555247B (en) | Memory structure and manufacturing method of the same | |
JP2011192973A5 (en) | Method of manufacturing transistor | |
JP2015065081A5 (en) | High frequency electric wire and manufacturing method thereof | |
WO2012073572A1 (en) | Semiconductor device, and process for manufacture of semiconductor device | |
US9147642B2 (en) | Integrated circuit device | |
JP2011211186A5 (en) | ||
JP2016152343A (en) | Semiconductor device | |
WO2016080034A1 (en) | Signal transmission insulative device and power semiconductor module | |
JP2015005623A (en) | Semiconductor device | |
JP2015208823A (en) | Electronic equipment and production method thereof | |
TW201445651A (en) | Integrated chip and method of forming back-end-of-the-line stress compensation layer | |
WO2011122847A8 (en) | Optical device module and method for fabricating same | |
CN105830203B (en) | Semiconductor device | |
JP6267102B2 (en) | Semiconductor device and manufacturing method of semiconductor device | |
JP2016195089A5 (en) | Enamelled wire, coil using the enameled wire, and electric parts using the coil | |
KR20200057524A (en) | A space transformer for a probe card having improved heat dissipation property | |
JP2015192037A (en) | MIM capacitor | |
TW201428784A (en) | Planar magnetic component and method for manufacturing the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20171115 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20180806 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20180731 |
|
A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20190213 |