JP2015515687A - 高速キャッシュシャットダウンのための装置および方法 - Google Patents

高速キャッシュシャットダウンのための装置および方法 Download PDF

Info

Publication number
JP2015515687A
JP2015515687A JP2015503683A JP2015503683A JP2015515687A JP 2015515687 A JP2015515687 A JP 2015515687A JP 2015503683 A JP2015503683 A JP 2015503683A JP 2015503683 A JP2015503683 A JP 2015503683A JP 2015515687 A JP2015515687 A JP 2015515687A
Authority
JP
Japan
Prior art keywords
cache
memory
data
subsystem
power
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2015503683A
Other languages
English (en)
Japanese (ja)
Inventor
マンネ スリラサ
マンネ スリラサ
エル． バーチャー ウィリアム
エル． バーチャー ウィリアム
サラヴァナ シビ ゴーヴィンダン マドゥー
サラヴァナ シビ ゴーヴィンダン マドゥー
エム． オコナー ジェイムズ
エム． オコナー ジェイムズ
ジェイ． シュルツ マイケル
ジェイ． シュルツ マイケル
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Advanced Micro Devices Inc
Original Assignee
Advanced Micro Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Micro Devices Inc filed Critical Advanced Micro Devices Inc
Publication of JP2015515687A publication Critical patent/JP2015515687A/ja
Pending legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0804—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches with main memory updating
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0888—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches using selective caching, e.g. bypass
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/10—Providing a specific technical effect
    • G06F2212/1016—Performance improvement
    • G06F2212/1024—Latency reduction
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
JP2015503683A 2012-03-30 2013-04-01 高速キャッシュシャットダウンのための装置および方法 Pending JP2015515687A (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US13/435,539 US20130262780A1 (en) 2012-03-30 2012-03-30 Apparatus and Method for Fast Cache Shutdown
US13/435,539 2012-03-30
PCT/US2013/034847 WO2013149254A1 (en) 2012-03-30 2013-04-01 Apparatus and method for fast cache shutdown

Publications (1)

Publication Number Publication Date
JP2015515687A true JP2015515687A (ja) 2015-05-28

Family

ID=48143370

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2015503683A Pending JP2015515687A (ja) 2012-03-30 2013-04-01 高速キャッシュシャットダウンのための装置および方法

Country Status (7)

Country Link
US (1) US20130262780A1 (enExample)
EP (1) EP2831744A1 (enExample)
JP (1) JP2015515687A (enExample)
KR (1) KR20140139610A (enExample)
CN (1) CN104272277A (enExample)
IN (1) IN2014DN08648A (enExample)
WO (1) WO2013149254A1 (enExample)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20140108734A1 (en) * 2012-10-17 2014-04-17 Advanced Micro Devices, Inc. Method and apparatus for saving processor architectural state in cache hierarchy
US9541984B2 (en) * 2013-06-05 2017-01-10 Apple Inc. L2 flush and memory fabric teardown
DE112015002911T5 (de) * 2014-06-20 2017-03-09 Semiconductor Energy Laboratory Co., Ltd. Halbleitervorrichtung
US11169925B2 (en) * 2015-08-25 2021-11-09 Samsung Electronics Co., Ltd. Capturing temporal store streams into CPU caches by dynamically varying store streaming thresholds
US9946646B2 (en) * 2016-09-06 2018-04-17 Advanced Micro Devices, Inc. Systems and method for delayed cache utilization
DE102017124805B4 (de) * 2017-10-24 2019-05-29 Infineon Technologies Ag Speicheranordnung und verfahren zum zwischenspeichern von speicherinhalten
US20200388319A1 (en) 2019-06-07 2020-12-10 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device, electronic component, and electronic device
US11436251B2 (en) * 2020-10-02 2022-09-06 EMC IP Holding Company LLC Data size based replication
TWI882324B (zh) * 2022-05-12 2025-05-01 美商賽發馥股份有限公司 用於向量載入-儲存管線選擇的積體電路及方法

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07141117A (ja) * 1993-11-16 1995-06-02 Fujitsu Ltd ディスク制御装置の制御方法
JPH10105467A (ja) * 1996-04-04 1998-04-24 Symbios Logic Inc 冗長キャッシュを備えているｒａｉｄコントローラにおけるキャッシュのコンシステンシーを維持するための方法および装置
US6052789A (en) * 1994-03-02 2000-04-18 Packard Bell Nec, Inc. Power management architecture for a reconfigurable write-back cache
US20070179731A1 (en) * 2006-01-31 2007-08-02 Credence Systems Corporation System and method for determining probing locations on ic
WO2011067102A1 (en) * 2009-12-04 2011-06-09 Gemalto Sa Method of power negociation between two contactless devices
JP2011242643A (ja) * 2010-05-19 2011-12-01 Ricoh Co Ltd 画像形成装置

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE68926466T2 (de) * 1988-01-20 1996-10-17 Advanced Micro Devices Inc Integrierte Cachespeichereinheit
JPH07168763A (ja) * 1992-11-13 1995-07-04 Cyrix Corp ライトスルーキャシュ設計のシステムでのライトバックキャシュのコヒーレンシ
US6338119B1 (en) * 1999-03-31 2002-01-08 International Business Machines Corporation Method and apparatus with page buffer and I/O page kill definition for improved DMA and L1/L2 cache performance
US6711691B1 (en) * 1999-05-13 2004-03-23 Apple Computer, Inc. Power management for computer systems
US20020138778A1 (en) * 2001-03-22 2002-09-26 Cole James R. Controlling CPU core voltage to reduce power consumption
US7231497B2 (en) * 2004-06-15 2007-06-12 Intel Corporation Merging write-back and write-through cache policies
US7496770B2 (en) * 2005-09-30 2009-02-24 Broadcom Corporation Power-efficient technique for invoking a co-processor
US7562191B2 (en) * 2005-11-15 2009-07-14 Mips Technologies, Inc. Microprocessor having a power-saving instruction cache way predictor and instruction replacement scheme
US8285936B2 (en) * 2009-10-20 2012-10-09 The Regents Of The University Of Michigan Cache memory with power saving state

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07141117A (ja) * 1993-11-16 1995-06-02 Fujitsu Ltd ディスク制御装置の制御方法
US6052789A (en) * 1994-03-02 2000-04-18 Packard Bell Nec, Inc. Power management architecture for a reconfigurable write-back cache
JPH10105467A (ja) * 1996-04-04 1998-04-24 Symbios Logic Inc 冗長キャッシュを備えているｒａｉｄコントローラにおけるキャッシュのコンシステンシーを維持するための方法および装置
US20070179731A1 (en) * 2006-01-31 2007-08-02 Credence Systems Corporation System and method for determining probing locations on ic
WO2011067102A1 (en) * 2009-12-04 2011-06-09 Gemalto Sa Method of power negociation between two contactless devices
JP2013512654A (ja) * 2009-12-04 2013-04-11 ジェムアルト エスアー 二つの無接触装置の間で電力設定交渉を行う方法
JP2011242643A (ja) * 2010-05-19 2011-12-01 Ricoh Co Ltd 画像形成装置

Also Published As

Publication number Publication date
IN2014DN08648A (enExample) 2015-05-22
CN104272277A (zh) 2015-01-07
KR20140139610A (ko) 2014-12-05
WO2013149254A1 (en) 2013-10-03
EP2831744A1 (en) 2015-02-04
US20130262780A1 (en) 2013-10-03

Similar Documents

Publication Publication Date Title
JP2015515687A (ja) 高速キャッシュシャットダウンのための装置および方法
US9448936B2 (en) Concurrent store and load operations
US8583894B2 (en) Hybrid prefetch method and apparatus
US9223710B2 (en) Read-write partitioning of cache memory
US9176895B2 (en) Increased error correction for cache memories through adaptive replacement policies
US9875108B2 (en) Shared memory interleavings for instruction atomicity violations
US20130346683A1 (en) Cache Sector Dirty Bits
US20110040906A1 (en) Multi-level Buffering of Transactional Data
US8352688B2 (en) Preventing unintended loss of transactional data in hardware transactional memory systems
US9262322B2 (en) Method and apparatus for storing a processor architectural state in cache memory
KR102824065B1 (ko) 메모리 순서화 위반 검사 버퍼의 소모 지연을 용인하기 위한 추측 명령어 활성화
US9378148B2 (en) Adaptive hierarchical cache policy in a microprocessor
US10108548B2 (en) Processors and methods for cache sparing stores
US9513688B2 (en) Measurement of performance scalability in a microprocessor
GB2550048A (en) Read discards in a processor system with write-back caches
KR20230076814A (ko) 제외 영역을 갖는 dsb 동작
US9465740B2 (en) Coherence processing with pre-kill mechanism to avoid duplicated transaction identifiers
CN117897690B (zh) 通知临界性的高速缓存策略
US10747535B1 (en) Handling non-cacheable loads in a non-coherent processor
US11755494B2 (en) Cache line coherence state downgrade
US11630771B2 (en) Poison mechanisms for deferred invalidates
US11630772B1 (en) Suppressing cache line modification
KR20150082239A (ko) 스토어 리플레이 정책

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20150330

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20150330

A871 Explanation of circumstances concerning accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A871

Effective date: 20150330

A975 Report on accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A971005

Effective date: 20150507

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20150519

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20151020