JP2015158943A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2015158943A5 JP2015158943A5 JP2015092810A JP2015092810A JP2015158943A5 JP 2015158943 A5 JP2015158943 A5 JP 2015158943A5 JP 2015092810 A JP2015092810 A JP 2015092810A JP 2015092810 A JP2015092810 A JP 2015092810A JP 2015158943 A5 JP2015158943 A5 JP 2015158943A5
- Authority
- JP
- Japan
- Prior art keywords
- memory
- request
- requests
- address
- stream
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US13/315,370 US8782356B2 (en) | 2011-12-09 | 2011-12-09 | Auto-ordering of strongly ordered, device, and exclusive transactions across multiple memory regions |
| US13/315,370 | 2011-12-09 |
Related Parent Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2014546181A Division JP5745191B2 (ja) | 2011-12-09 | 2012-12-10 | 複数のメモリ領域にわたる強順序付けされたデバイス、および排他的トランザクションの自動順序付け |
Related Child Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2016114191A Division JP6408514B2 (ja) | 2011-12-09 | 2016-06-08 | 複数のメモリ領域にわたる強順序付けされたデバイス、および排他的トランザクションの自動順序付け |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2015158943A JP2015158943A (ja) | 2015-09-03 |
| JP2015158943A5 true JP2015158943A5 (enExample) | 2016-06-16 |
| JP5951844B2 JP5951844B2 (ja) | 2016-07-13 |
Family
ID=47472053
Family Applications (3)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2014546181A Expired - Fee Related JP5745191B2 (ja) | 2011-12-09 | 2012-12-10 | 複数のメモリ領域にわたる強順序付けされたデバイス、および排他的トランザクションの自動順序付け |
| JP2015092810A Expired - Fee Related JP5951844B2 (ja) | 2011-12-09 | 2015-04-30 | 複数のメモリ領域にわたる強順序付けされたデバイス、および排他的トランザクションの自動順序付け |
| JP2016114191A Expired - Fee Related JP6408514B2 (ja) | 2011-12-09 | 2016-06-08 | 複数のメモリ領域にわたる強順序付けされたデバイス、および排他的トランザクションの自動順序付け |
Family Applications Before (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2014546181A Expired - Fee Related JP5745191B2 (ja) | 2011-12-09 | 2012-12-10 | 複数のメモリ領域にわたる強順序付けされたデバイス、および排他的トランザクションの自動順序付け |
Family Applications After (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2016114191A Expired - Fee Related JP6408514B2 (ja) | 2011-12-09 | 2016-06-08 | 複数のメモリ領域にわたる強順序付けされたデバイス、および排他的トランザクションの自動順序付け |
Country Status (7)
| Country | Link |
|---|---|
| US (1) | US8782356B2 (enExample) |
| EP (1) | EP2788882B1 (enExample) |
| JP (3) | JP5745191B2 (enExample) |
| KR (1) | KR101445826B1 (enExample) |
| CN (1) | CN103975314B (enExample) |
| IN (1) | IN2014CN04025A (enExample) |
| WO (1) | WO2013086529A1 (enExample) |
Families Citing this family (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104541248B (zh) | 2012-07-27 | 2017-12-22 | 华为技术有限公司 | 计算系统对屏障命令的处理 |
| US9411542B2 (en) * | 2014-02-21 | 2016-08-09 | Analog Devices Global | Interruptible store exclusive |
| US9594713B2 (en) | 2014-09-12 | 2017-03-14 | Qualcomm Incorporated | Bridging strongly ordered write transactions to devices in weakly ordered domains, and related apparatuses, methods, and computer-readable media |
| CN106886504B (zh) * | 2017-04-05 | 2020-12-04 | 上海弘矽半导体有限公司 | 基于ahb总线的多核soc中实现原子操作系统及方法 |
| WO2020068948A1 (en) * | 2018-09-28 | 2020-04-02 | Intel Corporation | Beam failure recovery and radio link failure association in fifth generation (5g)-new radio (nr) |
| US11321248B2 (en) * | 2019-05-24 | 2022-05-03 | Texas Instruments Incorporated | Multiple-requestor memory access pipeline and arbiter |
| US11252108B2 (en) | 2019-06-19 | 2022-02-15 | Nxp Usa, Inc. | Controller for ordering out-of-order transactions in SoC |
| WO2021000282A1 (en) * | 2019-07-03 | 2021-01-07 | Huaxia General Processor Technologies Inc. | System and architecture of pure functional neural network accelerator |
| KR102300798B1 (ko) | 2019-07-31 | 2021-09-13 | 주식회사 태성이엔지 | 젓갈용 해산물 선별장치 |
| US10860333B1 (en) * | 2019-10-14 | 2020-12-08 | Western Digital Technologies, Inc. | Interleaved host reset and next re-initialization operations |
| US11775467B2 (en) | 2021-01-14 | 2023-10-03 | Nxp Usa, Inc. | System and method for ordering transactions in system-on-chips |
| KR102856424B1 (ko) | 2022-12-27 | 2025-09-09 | 주식회사 포엠 | 양식 패류 분리 및 선별장치 |
| KR20250098344A (ko) | 2023-12-22 | 2025-07-01 | 주식회사 포엠 | 양식 패류 분리 및 세척장치 |
| US12332811B1 (en) * | 2024-03-19 | 2025-06-17 | Qualcomm Incorporated | Method and apparatus for exclusive access fairness in memory systems with distributed exclusive access management |
Family Cites Families (15)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5832304A (en) | 1995-03-15 | 1998-11-03 | Unisys Corporation | Memory queue with adjustable priority and conflict detection |
| US6038646A (en) | 1998-01-23 | 2000-03-14 | Sun Microsystems, Inc. | Method and apparatus for enforcing ordered execution of reads and writes across a memory interface |
| US6275913B1 (en) | 1999-10-15 | 2001-08-14 | Micron Technology, Inc. | Method for preserving memory request ordering across multiple memory controllers |
| US6275914B1 (en) | 1999-10-15 | 2001-08-14 | Micron Technology, Inc | Apparatus for preserving memory request ordering across multiple memory controllers |
| US6549985B1 (en) | 2000-03-30 | 2003-04-15 | I P - First, Llc | Method and apparatus for resolving additional load misses and page table walks under orthogonal stalls in a single pipeline processor |
| US6754751B1 (en) | 2001-03-30 | 2004-06-22 | Intel Corporation | Method and apparatus for handling ordered transactions |
| US6801976B2 (en) * | 2001-08-27 | 2004-10-05 | Intel Corporation | Mechanism for preserving producer-consumer ordering across an unordered interface |
| AU2003900733A0 (en) * | 2003-02-19 | 2003-03-06 | Canon Kabushiki Kaisha | Dynamic Reordering of Memory Requests |
| US20050289306A1 (en) | 2004-06-28 | 2005-12-29 | Sridhar Muthrasanallur | Memory read requests passing memory writes |
| US9026744B2 (en) * | 2005-03-23 | 2015-05-05 | Qualcomm Incorporated | Enforcing strongly-ordered requests in a weakly-ordered processing |
| US7500045B2 (en) | 2005-03-23 | 2009-03-03 | Qualcomm Incorporated | Minimizing memory barriers when enforcing strongly-ordered requests in a weakly-ordered processing system |
| US9495290B2 (en) * | 2007-06-25 | 2016-11-15 | Sonics, Inc. | Various methods and apparatus to support outstanding requests to multiple targets while maintaining transaction ordering |
| JP2010170609A (ja) * | 2009-01-22 | 2010-08-05 | Toshiba Corp | 不揮発性半導体記憶装置 |
| US8352682B2 (en) * | 2009-05-26 | 2013-01-08 | Qualcomm Incorporated | Methods and apparatus for issuing memory barrier commands in a weakly ordered storage system |
| JP2010287058A (ja) * | 2009-06-11 | 2010-12-24 | Canon Inc | メモリシステム |
-
2011
- 2011-12-09 US US13/315,370 patent/US8782356B2/en active Active
-
2012
- 2012-12-10 IN IN4025CHN2014 patent/IN2014CN04025A/en unknown
- 2012-12-10 JP JP2014546181A patent/JP5745191B2/ja not_active Expired - Fee Related
- 2012-12-10 CN CN201280060318.8A patent/CN103975314B/zh active Active
- 2012-12-10 WO PCT/US2012/068820 patent/WO2013086529A1/en not_active Ceased
- 2012-12-10 EP EP12809452.1A patent/EP2788882B1/en active Active
- 2012-12-10 KR KR1020147018823A patent/KR101445826B1/ko not_active Expired - Fee Related
-
2015
- 2015-04-30 JP JP2015092810A patent/JP5951844B2/ja not_active Expired - Fee Related
-
2016
- 2016-06-08 JP JP2016114191A patent/JP6408514B2/ja not_active Expired - Fee Related
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2015158943A5 (enExample) | ||
| US9021228B2 (en) | Managing out-of-order memory command execution from multiple queues while maintaining data coherency | |
| CA2915739C (en) | Method and device for visually presenting data preloading | |
| JP2016144072A5 (ja) | 表示及び一時蓄積の処理方法 | |
| JP2015144000A5 (enExample) | ||
| RU2016134457A (ru) | Компьютер, устройство управления и способ обработки данных | |
| WO2014146027A3 (en) | Data bus inversion memory circuitry, configuration and operation | |
| JP2014157603A5 (enExample) | ||
| EP4339769A3 (en) | Software mode register access for platform margining and debug | |
| TW201516875A (zh) | 當不被輸入／輸出協定或目標裝置所支援時提供佇列阻隔 | |
| JP2017117139A5 (enExample) | ||
| EP3128415A3 (en) | Computing device, process control method, and process control program | |
| JP2017028658A5 (enExample) | ||
| JP2016177431A5 (ja) | 情報端末、システム、情報処理方法、及びプログラム | |
| US9804783B1 (en) | Hierarchical host controller for SSD device | |
| JP2018509673A5 (ja) | 表示方法、端末およびプログラム | |
| JP2017108340A5 (ja) | データ送信装置、データ送信方法及びプログラム | |
| JP2015518995A5 (enExample) | ||
| JP2015060305A5 (enExample) | ||
| US20150212157A1 (en) | De-skewing transmitted data | |
| JP2017083625A5 (ja) | 表示ドライバ及び表示装置 | |
| JP2016146163A5 (enExample) | ||
| JP2017134543A5 (enExample) | ||
| JP2015039136A5 (ja) | 通信装置及びその制御方法、並びにプログラム | |
| WO2018076647A1 (zh) | 数据处理的方法、装置和片上系统、设备、存储介质 |