JP2014528609A5 - - Google Patents

Download PDF

Info

Publication number
JP2014528609A5
JP2014528609A5 JP2014533604A JP2014533604A JP2014528609A5 JP 2014528609 A5 JP2014528609 A5 JP 2014528609A5 JP 2014533604 A JP2014533604 A JP 2014533604A JP 2014533604 A JP2014533604 A JP 2014533604A JP 2014528609 A5 JP2014528609 A5 JP 2014528609A5
Authority
JP
Japan
Prior art keywords
lock
tas
spin
shared memory
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2014533604A
Other languages
English (en)
Japanese (ja)
Other versions
JP2014528609A (ja
JP6088527B2 (ja
Filing date
Publication date
Priority claimed from US13/414,593 external-priority patent/US8782352B2/en
Application filed filed Critical
Publication of JP2014528609A publication Critical patent/JP2014528609A/ja
Publication of JP2014528609A5 publication Critical patent/JP2014528609A5/ja
Application granted granted Critical
Publication of JP6088527B2 publication Critical patent/JP6088527B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

JP2014533604A 2011-09-29 2012-09-18 トランザクショナルミドルウェアマシン環境においてセルフチューニングロックメカニズムをサポートするためのシステムおよび方法 Active JP6088527B2 (ja)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US201161541051P 2011-09-29 2011-09-29
US61/541,051 2011-09-29
US13/414,593 2012-03-07
US13/414,593 US8782352B2 (en) 2011-09-29 2012-03-07 System and method for supporting a self-tuning locking mechanism in a transactional middleware machine environment
PCT/US2012/055942 WO2013048826A1 (en) 2011-09-29 2012-09-18 System and method for supporting a self-tuning locking mechanism in a transactional middleware machine environment

Publications (3)

Publication Number Publication Date
JP2014528609A JP2014528609A (ja) 2014-10-27
JP2014528609A5 true JP2014528609A5 (enExample) 2015-10-01
JP6088527B2 JP6088527B2 (ja) 2017-03-01

Family

ID=47993775

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2014533604A Active JP6088527B2 (ja) 2011-09-29 2012-09-18 トランザクショナルミドルウェアマシン環境においてセルフチューニングロックメカニズムをサポートするためのシステムおよび方法

Country Status (6)

Country Link
US (2) US8782352B2 (enExample)
JP (1) JP6088527B2 (enExample)
KR (1) KR101964392B1 (enExample)
CN (1) CN103842986B (enExample)
IN (1) IN2014CN01325A (enExample)
WO (1) WO2013048826A1 (enExample)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2015165073A1 (en) * 2014-04-30 2015-11-05 Oracle International Corporation System and method for supporting adaptive self-tuning locking mechanism in transactional middleware machine environment
GB2523804B (en) * 2014-03-06 2021-03-31 Advanced Risc Mach Ltd Transactional memory support
US20180157735A1 (en) * 2015-06-04 2018-06-07 Siemens Aktiengesellschaft Method and system for clustering engineering data in a multidisciplinary engineering system
US10459909B2 (en) * 2016-01-13 2019-10-29 Walmart Apollo, Llc System for providing a time-limited mutual exclusivity lock and method therefor
WO2017131624A1 (en) * 2016-01-26 2017-08-03 Hewlett Packard Enterprise Development Lp A unified lock
US20240152359A1 (en) * 2022-11-04 2024-05-09 International Business Machines Corporation Ensuring fairness for try spin lock

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5050072A (en) 1988-06-17 1991-09-17 Modular Computer Systems, Inc. Semaphore memory to reduce common bus contention to global memory with localized semaphores in a multiprocessor system
JP2853608B2 (ja) * 1995-05-30 1999-02-03 日本電気株式会社 並列処理システムのファイルアクセス制御方式
JPH10269027A (ja) * 1997-03-26 1998-10-09 Toshiba Corp ディスク装置及び同装置におけるバッファ管理制御方法
CA2302784A1 (en) * 1997-09-17 1999-03-25 Frank C. Luyster Improved block cipher method
US6549961B1 (en) 1999-10-27 2003-04-15 Infineon Technologies North America Corporation Semaphore access in a multiprocessor system
KR20010045288A (ko) * 1999-11-04 2001-06-05 이계철 다중 데이터 관리 미들웨어 시스템에서의 공유메모리를이용한 스키마 관리 방법
JP2001229678A (ja) * 1999-12-07 2001-08-24 Toshiba Corp 半導体記憶装置
US20010033654A1 (en) * 2000-01-13 2001-10-25 Gabor Wieser W-EC1 encryption and decryption method and system
US7430627B2 (en) 2000-12-19 2008-09-30 International Business Machines Corporation Adaptive reader-writer lock
KR100977161B1 (ko) * 2001-11-01 2010-08-20 베리사인 인코포레이티드 원격 데이터베이스를 유효화시키기 위한 방법 및 시스템
CA2374290A1 (en) * 2002-03-01 2003-09-01 Ibm Canada Limited-Ibm Canada Limitee Updating spin counters for spin latches
US7697690B2 (en) * 2003-07-21 2010-04-13 Hewlett-Packard Development Company, L.P. Windowed backward key rotation
US7594234B1 (en) 2004-06-04 2009-09-22 Sun Microsystems, Inc. Adaptive spin-then-block mutual exclusion in multi-threaded processing
KR100596394B1 (ko) * 2004-12-13 2006-07-04 한국전자통신연구원 유닉스 시스템에서 이중화된 공유메모리 접근 제어 방법및 장치
US20060143511A1 (en) 2004-12-29 2006-06-29 Huemiller Louis D Jr Memory mapped spin lock controller
US7984248B2 (en) * 2004-12-29 2011-07-19 Intel Corporation Transaction based shared data operations in a multiprocessor environment
US8028133B2 (en) 2006-02-22 2011-09-27 Oracle America, Inc. Globally incremented variable or clock based methods and apparatus to implement parallel transactions
CN101546275B (zh) * 2008-03-26 2012-08-22 中国科学院微电子研究所 一种获取多处理器硬件信号量的方法

Similar Documents

Publication Publication Date Title
JP2014528609A5 (enExample)
US10977092B2 (en) Method for efficient task scheduling in the presence of conflicts
CN100337206C (zh) 使用监视－存储器等待来监视锁定的方法、装置和系统
JP2014527249A5 (enExample)
US10706496B2 (en) Function callback mechanism between a Central Processing Unit (CPU) and an auxiliary processor
JP2014203106A5 (enExample)
JP2013504127A5 (enExample)
CN101566977B (zh) 处理器访问共享数据的方法、装置及系统
JP2016197436A5 (enExample)
US9411542B2 (en) Interruptible store exclusive
JP2006031691A5 (enExample)
JP2010532905A5 (enExample)
US20170018051A1 (en) CPU/GPU Synchronization Mechanism
TWI451242B (zh) 具有分散式快取記憶體之多處理器系統的容錯
US9747210B2 (en) Managing a lock to a resource shared among a plurality of processors
CN105955801B (zh) 一种基于rdma和htm的分布式乐观并发控制方法
CN104063295B (zh) 一种多核操作系统可重构容错启动方法
Tan et al. RISE: Improving the streaming processors reliability against soft errors in GPGPUs
TW201543357A (zh) 基於同時多執行緒（ｓｍｔ）的中央處理單元以及用於檢測指令的資料相關性的裝置
IN2014CN01325A (enExample)
CN104156260A (zh) 一种基于任务窃取的并发队列访问控制方法及系统
JP2013257695A5 (enExample)
JP5676664B2 (ja) リソース管理装置、リソースの管理方法、及びプログラム
Wagner et al. Caspar: Hardware patching for multicore processors
Mohamedin et al. Managing soft-errors in transactional systems