JP2014509032A - オーバーヘッドを抑えた電力プロフィール情報の取得 - Google Patents
オーバーヘッドを抑えた電力プロフィール情報の取得 Download PDFInfo
- Publication number
- JP2014509032A JP2014509032A JP2014501060A JP2014501060A JP2014509032A JP 2014509032 A JP2014509032 A JP 2014509032A JP 2014501060 A JP2014501060 A JP 2014501060A JP 2014501060 A JP2014501060 A JP 2014501060A JP 2014509032 A JP2014509032 A JP 2014509032A
- Authority
- JP
- Japan
- Prior art keywords
- power state
- state transition
- counter
- low power
- value
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 claims abstract description 70
- 230000007704 transition Effects 0.000 claims abstract description 70
- 230000007246 mechanism Effects 0.000 claims description 5
- 230000008569 process Effects 0.000 abstract description 38
- 230000006870 function Effects 0.000 description 21
- 230000015654 memory Effects 0.000 description 17
- 238000012545 processing Methods 0.000 description 9
- 238000007726 management method Methods 0.000 description 7
- 238000004458 analytical method Methods 0.000 description 6
- 238000013480 data collection Methods 0.000 description 6
- 238000010586 diagram Methods 0.000 description 5
- 230000006399 behavior Effects 0.000 description 4
- 229910003460 diamond Inorganic materials 0.000 description 3
- 239000010432 diamond Substances 0.000 description 3
- 238000012986 modification Methods 0.000 description 3
- 230000004048 modification Effects 0.000 description 3
- 230000003287 optical effect Effects 0.000 description 3
- 230000001960 triggered effect Effects 0.000 description 3
- 238000005259 measurement Methods 0.000 description 2
- 238000012544 monitoring process Methods 0.000 description 2
- 230000002093 peripheral effect Effects 0.000 description 2
- 230000004044 response Effects 0.000 description 2
- 238000012546 transfer Methods 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 238000004364 calculation method Methods 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 238000013500 data storage Methods 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 230000004622 sleep time Effects 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3206—Monitoring of events, devices or parameters that trigger a change in power modality
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/3287—Power saving characterised by the action undertaken by switching off individual functional units in the computer system
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/30—Monitoring
- G06F11/3003—Monitoring arrangements specially adapted to the computing system or computing system component being monitored
- G06F11/3024—Monitoring arrangements specially adapted to the computing system or computing system component being monitored where the computing system component is a central processing unit [CPU]
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/30—Monitoring
- G06F11/3058—Monitoring arrangements for monitoring environmental properties or parameters of the computing system or of the computing system component, e.g. monitoring of power, currents, temperature, humidity, position, vibrations
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/30—Monitoring
- G06F11/3089—Monitoring arrangements determined by the means or processing involved in sensing the monitored data, e.g. interfaces, connectors, sensors, probes, agents
- G06F11/3093—Configuration details thereof, e.g. installation, enabling, spatial arrangement of the probes
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2201/00—Indexing scheme relating to error detection, to error correction, and to monitoring
- G06F2201/86—Event-based monitoring
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2201/00—Indexing scheme relating to error detection, to error correction, and to monitoring
- G06F2201/88—Monitoring involving counting
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D30/00—Reducing energy consumption in communication networks
- Y02D30/50—Reducing energy consumption in communication networks in wire-line communication networks, e.g. low power modes or reduced link rate
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computing Systems (AREA)
- Quality & Reliability (AREA)
- Computer Hardware Design (AREA)
- Mathematical Physics (AREA)
- Debugging And Monitoring (AREA)
- Power Sources (AREA)
Abstract
【選択図】 図1
Description
Claims (20)
- システムのコンポーネントにおいて電力状態移行イベントが発生すると呼び出される電力プロファイラを登録する段階と、
前記電力状態移行イベントに関する情報を格納するバッファを割り当てる段階と、
前記電力状態移行イベントが発生すると、システムカウンタ値および前記コンポーネントの1以上の低電力状態のそれぞれについてのカウンタ値を読み出して、前記システムカウンタ値および1以上の前記カウンタ値を前記バッファに書き込む段階と
を備える方法。 - 割り込みまたはタイマ切れが発生しなくても、前記システムカウンタ値および前記1以上のカウンタ値を読み出す段階をさらに備える請求項1に記載の方法。
- オペレーティングシステム(OS)から前記電力プロファイラのデバイスドライバの収集関数へと制御を移行して、前記システムカウンタ値および前記1以上のカウンタ値を読み出す段階をさらに備える請求項2に記載の方法。
- 前記収集関数への呼び出しを前記OSのトレースポイントに挿入する段階をさらに備える請求項3に記載の方法。
- 前記システムカウンタ値および前記1以上のカウンタ値を複数の電力状態移行イベントのそれぞれについて読み出して、前記複数の電力状態移行イベントのそれぞれについて、前記システムカウンタ値および前記1以上のカウンタ値を前記バッファに書き込む段階をさらに備える請求項1または2に記載の方法。
- 第1の電力状態移行イベントと第2の電力状態移行イベントとの間の経過時間を、前記第1の電力状態移行イベントおよび前記第2の電力状態移行イベントにおいて読み出した前記システムカウンタ値に基づいて決定し、前記第1の電力状態移行イベントの後に開始された低電力状態の期間および種類を、前記第1の電力状態移行イベントおよび前記第2の電力状態移行イベントにおいて読み出された複数の前記カウンタ値に基づいて決定する段階をさらに備える請求項5に記載の方法。
- 前記第1の電力状態移行イベントおよび前記第2の電力状態移行イベントにおいて読み出された前記システムカウンタ値の差分を決定する段階をさらに備える請求項6に記載の方法。
- 前記低電力状態の期間および種類を含む情報を、前記第1の電力状態移行イベントを要求したオペレーティングシステムに供給する段階をさらに備える請求項6または7に記載の方法。
- 前記オペレーティングシステムの挙動を修正する段階をさらに備え、
前記オペレーティングシステムの要求では、前記第1の電力状態移行イベントは別の種類であり、前記コンポーネントは、前記要求を無効にして、前記低電力状態の種類に対応する別の低電力状態に移行する請求項8に記載の方法。 - 前記経過時間、ならびに、前記低電力状態の期間および種類をテーブルに記録する段階をさらに備える請求項6から9のいずれか一項に記載の方法。
- コンピュータに、
マルチコアプロセッサのコアについて第1の方向の複数の電力状態移行イベントのそれぞれが発生すると、タイマ切れまたは割り込みのトリガが発生しなくても、前記コアのシステムカウンタの値および前記コアの複数の低電力カウンタのそれぞれの値を読み出す手順と、
前記複数の電力状態移行イベントのそれぞれについて、前記システムカウンタの値および前記複数の低電力カウンタのそれぞれの値を前記マルチコアプロセッサのストレージに格納する手順と、
前記複数の電力状態移行イベントの後、前記ストレージにアクセスして、格納されている前記システムカウンタの値および格納されている前記複数の低電力カウンタのそれぞれの値を用いて、前記マルチコアプロセッサの電力プロフィールを決定する手順と
を実行させるためのプログラム。 - 前記コンピュータにさらに、第1の電力状態移行イベントと第2の電力状態移行イベントとの間の経過時間を、前記第1の電力状態移行イベントおよび前記第2の電力状態移行イベントにおいて読み出された前記システムカウンタの値に基づいて決定し、前記第1の電力状態移行イベントの後で開始された低電力状態の期間および種類を、前記第1の電力状態移行イベントおよび前記第2の電力状態移行イベントにおいて読み出された前記複数の低電力カウンタのそれぞれの値に基づいて、決定する手順を実行させる請求項11に記載のプログラム。
- 前記コンピュータにさらに、前記経過時間ならびに前記低電力状態の期間および種類をテーブルに記録して、前記低電力状態の期間および種類を含む情報を、前記第1の電力状態移行イベントを要求したオペレーティングシステムに提供する手順を実行させる請求項12に記載のプログラム。
- 前記コンピュータにさらに、前記複数の電力状態移行イベントのそれぞれが発生すると、前記システムカウンタの値および前記複数の低電力カウンタのそれぞれの値を読み出すべく、通知メカニズムから電力プロファイラの関数を呼び出す手順を実行させる請求項13に記載のプログラム。
- 前記コンピュータにさらに、前記システムカウンタの値および前記複数の低電力カウンタのそれぞれの値を格納するバッファを前記コンピュータが割り当てる手順を実行させる請求項14に記載のプログラム。
- 前記コンピュータにさらに、前記システムカウンタの値および前記複数の低電力カウンタのそれぞれの値を読み出すべく、オペレーティングシステムから電力プロファイラのデバイスドライバの収集関数へと制御を移行する手順を実行させる請求項11または12に記載のプログラム。
- それぞれがフロントエンドロジック、アウトオブオーダロジックおよびバックエンドロジックを含む複数のコアと、サイクルのカウントを格納するタイムスタンプカウンタと、それぞれが一のコアが対応する低電力状態であるサイクルをカウントする複数の低電力状態カウンタとを有するマルチコアプロセッサと、
前記マルチコアプロセッサの1以上の低電力状態のそれぞれについて前記タイムスタンプカウンタおよび前記複数の低電力状態カウンタを読み出して、前記タイムスタンプカウンタの値および前記複数の低電力状態カウンタの値をバッファに書き込む電力プロファイラと
を備えるシステム。 - 前記電力プロファイラは、第1の方向の連続した複数の電力状態移行イベントについて、前記タイムスタンプカウンタおよび前記複数の低電力状態カウンタを読み出す請求項17に記載のシステム。
- 前記電力プロファイラは、タイマ切れまたは割り込みのトリガが発生しなくても、前記タイムスタンプカウンタおよび前記複数の低電力状態カウンタを読み出す請求項18に記載のシステム。
- 前記電力プロファイラは、オペレーティングシステムの通知メカニズムによって呼び出される収集関数を含み、
前記通知メカニズムは、前記1以上の低電力状態のそれぞれに移行する電力状態移行イベントにおいて実行される請求項17から19のいずれか一項に記載のシステム。
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/070,700 | 2011-03-24 | ||
US13/070,700 US8949637B2 (en) | 2011-03-24 | 2011-03-24 | Obtaining power profile information with low overhead |
PCT/US2011/068006 WO2012128817A2 (en) | 2011-03-24 | 2011-12-30 | Obtaining power profile information with low overhead |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2014509032A true JP2014509032A (ja) | 2014-04-10 |
JP5615990B2 JP5615990B2 (ja) | 2014-10-29 |
Family
ID=46878354
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2014501060A Active JP5615990B2 (ja) | 2011-03-24 | 2011-12-30 | オーバーヘッドを抑えた電力プロフィール情報の取得 |
Country Status (7)
Country | Link |
---|---|
US (1) | US8949637B2 (ja) |
EP (1) | EP2689316A4 (ja) |
JP (1) | JP5615990B2 (ja) |
KR (1) | KR101496077B1 (ja) |
CN (1) | CN103443737B (ja) |
TW (1) | TWI550507B (ja) |
WO (1) | WO2012128817A2 (ja) |
Families Citing this family (126)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8943334B2 (en) | 2010-09-23 | 2015-01-27 | Intel Corporation | Providing per core voltage and frequency control |
US9069555B2 (en) | 2011-03-21 | 2015-06-30 | Intel Corporation | Managing power consumption in a multi-core processor |
US8793515B2 (en) | 2011-06-27 | 2014-07-29 | Intel Corporation | Increasing power efficiency of turbo mode operation in a processor |
US9026815B2 (en) | 2011-10-27 | 2015-05-05 | Intel Corporation | Controlling operating frequency of a core domain via a non-core domain of a multi-domain processor |
US9158693B2 (en) | 2011-10-31 | 2015-10-13 | Intel Corporation | Dynamically controlling cache size to maximize energy efficiency |
US8943340B2 (en) | 2011-10-31 | 2015-01-27 | Intel Corporation | Controlling a turbo mode frequency of a processor |
US9052901B2 (en) | 2011-12-14 | 2015-06-09 | Intel Corporation | Method, apparatus, and system for energy efficiency and energy conservation including configurable maximum processor current |
US9372524B2 (en) | 2011-12-15 | 2016-06-21 | Intel Corporation | Dynamically modifying a power/performance tradeoff based on processor utilization |
US9323316B2 (en) | 2012-03-13 | 2016-04-26 | Intel Corporation | Dynamically controlling interconnect frequency in a processor |
US9436245B2 (en) | 2012-03-13 | 2016-09-06 | Intel Corporation | Dynamically computing an electrical design point (EDP) for a multicore processor |
WO2013137859A1 (en) | 2012-03-13 | 2013-09-19 | Intel Corporation | Providing energy efficient turbo operation of a processor |
CN104204825B (zh) | 2012-03-30 | 2017-06-27 | 英特尔公司 | 动态测量处理器中的功耗 |
WO2013162589A1 (en) | 2012-04-27 | 2013-10-31 | Intel Corporation | Migrating tasks between asymmetric computing elements of a multi-core processor |
US9444328B2 (en) * | 2012-06-26 | 2016-09-13 | Intel Corporation | Acoustic noise mitigation using periodicity disruption |
US8984313B2 (en) | 2012-08-31 | 2015-03-17 | Intel Corporation | Configuring power management functionality in a processor including a plurality of cores by utilizing a register to store a power domain indicator |
US9063727B2 (en) | 2012-08-31 | 2015-06-23 | Intel Corporation | Performing cross-domain thermal control in a processor |
US9575543B2 (en) | 2012-11-27 | 2017-02-21 | Intel Corporation | Providing an inter-arrival access timer in a processor |
US9183144B2 (en) | 2012-12-14 | 2015-11-10 | Intel Corporation | Power gating a portion of a cache memory |
US9405351B2 (en) | 2012-12-17 | 2016-08-02 | Intel Corporation | Performing frequency coordination in a multiprocessor system |
US9292468B2 (en) | 2012-12-17 | 2016-03-22 | Intel Corporation | Performing frequency coordination in a multiprocessor system based on response timing optimization |
US9075556B2 (en) | 2012-12-21 | 2015-07-07 | Intel Corporation | Controlling configurable peak performance limits of a processor |
US9235252B2 (en) | 2012-12-21 | 2016-01-12 | Intel Corporation | Dynamic balancing of power across a plurality of processor domains according to power policy control bias |
US20140229754A1 (en) * | 2013-02-11 | 2014-08-14 | Nvidia Corporation | Power telemetry remote monitoring |
US9335803B2 (en) | 2013-02-15 | 2016-05-10 | Intel Corporation | Calculating a dynamically changeable maximum operating voltage value for a processor based on a different polynomial equation using a set of coefficient values and a number of current active cores |
JP6054203B2 (ja) | 2013-02-28 | 2016-12-27 | 株式会社東芝 | 情報処理装置、デバイス制御方法及びプログラム |
US9367114B2 (en) | 2013-03-11 | 2016-06-14 | Intel Corporation | Controlling operating voltage of a processor |
US9690353B2 (en) * | 2013-03-13 | 2017-06-27 | Intel Corporation | System and method for initiating a reduced power mode for one or more functional blocks of a processor based on various types of mode request |
US9395784B2 (en) | 2013-04-25 | 2016-07-19 | Intel Corporation | Independently controlling frequency of plurality of power domains in a processor system |
US9377841B2 (en) | 2013-05-08 | 2016-06-28 | Intel Corporation | Adaptively limiting a maximum operating frequency in a multicore processor |
US9823719B2 (en) | 2013-05-31 | 2017-11-21 | Intel Corporation | Controlling power delivery to a processor via a bypass |
US9471088B2 (en) | 2013-06-25 | 2016-10-18 | Intel Corporation | Restricting clock signal delivery in a processor |
US9348401B2 (en) | 2013-06-25 | 2016-05-24 | Intel Corporation | Mapping a performance request to an operating frequency in a processor |
US9348407B2 (en) | 2013-06-27 | 2016-05-24 | Intel Corporation | Method and apparatus for atomic frequency and voltage changes |
US9377836B2 (en) | 2013-07-26 | 2016-06-28 | Intel Corporation | Restricting clock signal delivery based on activity in a processor |
US9495001B2 (en) | 2013-08-21 | 2016-11-15 | Intel Corporation | Forcing core low power states in a processor |
US10386900B2 (en) | 2013-09-24 | 2019-08-20 | Intel Corporation | Thread aware power management |
US9405345B2 (en) | 2013-09-27 | 2016-08-02 | Intel Corporation | Constraining processor operation based on power envelope information |
US9594560B2 (en) | 2013-09-27 | 2017-03-14 | Intel Corporation | Estimating scalability value for a specific domain of a multicore processor based on active state residency of the domain, stall duration of the domain, memory bandwidth of the domain, and a plurality of coefficients based on a workload to execute on the domain |
US9934119B2 (en) | 2013-10-22 | 2018-04-03 | Cisco Technology, Inc. | Rogue hardware detection through power monitoring |
US8843700B1 (en) * | 2013-11-29 | 2014-09-23 | NXGN Data, Inc. | Power efficient method for cold storage data retention management |
US9494998B2 (en) | 2013-12-17 | 2016-11-15 | Intel Corporation | Rescheduling workloads to enforce and maintain a duty cycle |
US9459689B2 (en) | 2013-12-23 | 2016-10-04 | Intel Corporation | Dyanamically adapting a voltage of a clock generation circuit |
US9323525B2 (en) | 2014-02-26 | 2016-04-26 | Intel Corporation | Monitoring vector lane duty cycle for dynamic optimization |
US9665153B2 (en) | 2014-03-21 | 2017-05-30 | Intel Corporation | Selecting a low power state based on cache flush latency determination |
US10108454B2 (en) | 2014-03-21 | 2018-10-23 | Intel Corporation | Managing dynamic capacitance using code scheduling |
US9395788B2 (en) | 2014-03-28 | 2016-07-19 | Intel Corporation | Power state transition analysis |
US9760158B2 (en) | 2014-06-06 | 2017-09-12 | Intel Corporation | Forcing a processor into a low power state |
US10417149B2 (en) | 2014-06-06 | 2019-09-17 | Intel Corporation | Self-aligning a processor duty cycle with interrupts |
US9606602B2 (en) | 2014-06-30 | 2017-03-28 | Intel Corporation | Method and apparatus to prevent voltage droop in a computer |
US9513689B2 (en) | 2014-06-30 | 2016-12-06 | Intel Corporation | Controlling processor performance scaling based on context |
US9575537B2 (en) | 2014-07-25 | 2017-02-21 | Intel Corporation | Adaptive algorithm for thermal throttling of multi-core processors with non-homogeneous performance states |
US9760136B2 (en) | 2014-08-15 | 2017-09-12 | Intel Corporation | Controlling temperature of a system memory |
US9671853B2 (en) | 2014-09-12 | 2017-06-06 | Intel Corporation | Processor operating by selecting smaller of requested frequency and an energy performance gain (EPG) frequency |
US10339023B2 (en) | 2014-09-25 | 2019-07-02 | Intel Corporation | Cache-aware adaptive thread scheduling and migration |
US9977477B2 (en) | 2014-09-26 | 2018-05-22 | Intel Corporation | Adapting operating parameters of an input/output (IO) interface circuit of a processor |
US9684360B2 (en) | 2014-10-30 | 2017-06-20 | Intel Corporation | Dynamically controlling power management of an on-die memory of a processor |
US9703358B2 (en) | 2014-11-24 | 2017-07-11 | Intel Corporation | Controlling turbo mode frequency operation in a processor |
US9710043B2 (en) | 2014-11-26 | 2017-07-18 | Intel Corporation | Controlling a guaranteed frequency of a processor |
US20160147280A1 (en) | 2014-11-26 | 2016-05-26 | Tessil Thomas | Controlling average power limits of a processor |
US10048744B2 (en) | 2014-11-26 | 2018-08-14 | Intel Corporation | Apparatus and method for thermal management in a multi-chip package |
US10877530B2 (en) | 2014-12-23 | 2020-12-29 | Intel Corporation | Apparatus and method to provide a thermal parameter report for a multi-chip package |
US20160224098A1 (en) | 2015-01-30 | 2016-08-04 | Alexander Gendler | Communicating via a mailbox interface of a processor |
US9639134B2 (en) | 2015-02-05 | 2017-05-02 | Intel Corporation | Method and apparatus to provide telemetry data to a power controller of a processor |
US10234930B2 (en) | 2015-02-13 | 2019-03-19 | Intel Corporation | Performing power management in a multicore processor |
US9910481B2 (en) | 2015-02-13 | 2018-03-06 | Intel Corporation | Performing power management in a multicore processor |
US9874922B2 (en) | 2015-02-17 | 2018-01-23 | Intel Corporation | Performing dynamic power control of platform devices |
EP3062142B1 (en) | 2015-02-26 | 2018-10-03 | Nokia Technologies OY | Apparatus for a near-eye display |
US9842082B2 (en) | 2015-02-27 | 2017-12-12 | Intel Corporation | Dynamically updating logical identifiers of cores of a processor |
US9710054B2 (en) | 2015-02-28 | 2017-07-18 | Intel Corporation | Programmable power management agent |
US9626227B2 (en) | 2015-03-27 | 2017-04-18 | Intel Corporation | Technologies for offloading and on-loading data for processor/coprocessor arrangements |
US9760160B2 (en) | 2015-05-27 | 2017-09-12 | Intel Corporation | Controlling performance states of processing engines of a processor |
US9710041B2 (en) | 2015-07-29 | 2017-07-18 | Intel Corporation | Masking a power state of a core of a processor |
US10001822B2 (en) | 2015-09-22 | 2018-06-19 | Intel Corporation | Integrating a power arbiter in a processor |
US9983644B2 (en) | 2015-11-10 | 2018-05-29 | Intel Corporation | Dynamically updating at least one power management operational parameter pertaining to a turbo mode of a processor for increased performance |
US9910470B2 (en) | 2015-12-16 | 2018-03-06 | Intel Corporation | Controlling telemetry data communication in a processor |
US10146286B2 (en) | 2016-01-14 | 2018-12-04 | Intel Corporation | Dynamically updating a power management policy of a processor |
US10289188B2 (en) | 2016-06-21 | 2019-05-14 | Intel Corporation | Processor having concurrent core and fabric exit from a low power state |
US10324519B2 (en) | 2016-06-23 | 2019-06-18 | Intel Corporation | Controlling forced idle state operation in a processor |
US10281975B2 (en) | 2016-06-23 | 2019-05-07 | Intel Corporation | Processor having accelerated user responsiveness in constrained environment |
US10379596B2 (en) | 2016-08-03 | 2019-08-13 | Intel Corporation | Providing an interface for demotion control information in a processor |
US10423206B2 (en) | 2016-08-31 | 2019-09-24 | Intel Corporation | Processor to pre-empt voltage ramps for exit latency reductions |
US10234920B2 (en) | 2016-08-31 | 2019-03-19 | Intel Corporation | Controlling current consumption of a processor based at least in part on platform capacitance |
US10379904B2 (en) | 2016-08-31 | 2019-08-13 | Intel Corporation | Controlling a performance state of a processor using a combination of package and thread hint information |
US10168758B2 (en) | 2016-09-29 | 2019-01-01 | Intel Corporation | Techniques to enable communication between a processor and voltage regulator |
US10650552B2 (en) | 2016-12-29 | 2020-05-12 | Magic Leap, Inc. | Systems and methods for augmented reality |
EP3343267B1 (en) | 2016-12-30 | 2024-01-24 | Magic Leap, Inc. | Polychromatic light out-coupling apparatus, near-eye displays comprising the same, and method of out-coupling polychromatic light |
US10429919B2 (en) | 2017-06-28 | 2019-10-01 | Intel Corporation | System, apparatus and method for loose lock-step redundancy power management |
US10578870B2 (en) | 2017-07-26 | 2020-03-03 | Magic Leap, Inc. | Exit pupil expander |
EP3673344A4 (en) | 2017-08-23 | 2021-04-21 | INTEL Corporation | SYSTEM, DEVICE AND METHOD FOR ADAPTIVE OPERATING VOLTAGE IN A FIELD-PROGRAMMABLE GATE ARRAY (FPGA) |
US10657059B2 (en) | 2017-09-12 | 2020-05-19 | International Business Machines Corporation | Controlling a rate of prefetching based on bus bandwidth |
US10620266B2 (en) | 2017-11-29 | 2020-04-14 | Intel Corporation | System, apparatus and method for in-field self testing in a diagnostic sleep state |
KR20230152180A (ko) | 2017-12-10 | 2023-11-02 | 매직 립, 인코포레이티드 | 광학 도파관들 상의 반사―방지 코팅들 |
CA3086206A1 (en) | 2017-12-20 | 2019-06-27 | Magic Leap, Inc. | Insert for augmented reality viewing device |
US10620682B2 (en) | 2017-12-21 | 2020-04-14 | Intel Corporation | System, apparatus and method for processor-external override of hardware performance state control of a processor |
US10739843B2 (en) * | 2018-02-21 | 2020-08-11 | Dell Products L.P. | System and method of monitoring device states |
EP3766039A4 (en) | 2018-03-15 | 2021-04-07 | Magic Leap, Inc. | IMAGE CORRECTION BY DEFORMING COMPONENTS OF A VIEWING DEVICE |
US10620969B2 (en) | 2018-03-27 | 2020-04-14 | Intel Corporation | System, apparatus and method for providing hardware feedback information in a processor |
US10739844B2 (en) | 2018-05-02 | 2020-08-11 | Intel Corporation | System, apparatus and method for optimized throttling of a processor |
CN112236713B (zh) | 2018-05-30 | 2023-01-24 | 奇跃公司 | 紧凑的可变聚焦配置 |
WO2019231850A1 (en) | 2018-05-31 | 2019-12-05 | Magic Leap, Inc. | Radar head pose localization |
US10825424B2 (en) | 2018-06-05 | 2020-11-03 | Magic Leap, Inc. | Homography transformation matrices based temperature calibration of a viewing system |
US11092812B2 (en) | 2018-06-08 | 2021-08-17 | Magic Leap, Inc. | Augmented reality viewer with automated surface selection placement and content orientation placement |
US10955899B2 (en) | 2018-06-20 | 2021-03-23 | Intel Corporation | System, apparatus and method for responsive autonomous hardware performance state control of a processor |
US11579441B2 (en) | 2018-07-02 | 2023-02-14 | Magic Leap, Inc. | Pixel intensity modulation using modifying gain values |
US11856479B2 (en) | 2018-07-03 | 2023-12-26 | Magic Leap, Inc. | Systems and methods for virtual and augmented reality along a route with markers |
WO2020010226A1 (en) | 2018-07-03 | 2020-01-09 | Magic Leap, Inc. | Systems and methods for virtual and augmented reality |
WO2020023545A1 (en) | 2018-07-24 | 2020-01-30 | Magic Leap, Inc. | Temperature dependent calibration of movement detection devices |
WO2020023543A1 (en) | 2018-07-24 | 2020-01-30 | Magic Leap, Inc. | Viewing device with dust seal integration |
WO2020028834A1 (en) | 2018-08-02 | 2020-02-06 | Magic Leap, Inc. | A viewing system with interpupillary distance compensation based on head motion |
CN112789544B (zh) | 2018-08-03 | 2023-06-30 | 奇跃公司 | 图腾在用户交互系统中的融合姿势的基于未融合姿势的漂移校正 |
US10976801B2 (en) | 2018-09-20 | 2021-04-13 | Intel Corporation | System, apparatus and method for power budget distribution for a plurality of virtual machines to execute on a processor |
US10860083B2 (en) | 2018-09-26 | 2020-12-08 | Intel Corporation | System, apparatus and method for collective power control of multiple intellectual property agents and a shared power rail |
CN117111304A (zh) | 2018-11-16 | 2023-11-24 | 奇跃公司 | 用于保持图像清晰度的图像尺寸触发的澄清 |
US11656676B2 (en) | 2018-12-12 | 2023-05-23 | Intel Corporation | System, apparatus and method for dynamic thermal distribution of a system on chip |
JP2022519292A (ja) * | 2019-02-06 | 2022-03-22 | マジック リープ, インコーポレイテッド | 複数のプロセッサによって発生される総熱を限定するための標的意図ベースのクロック速度の決定および調節 |
JP2022523852A (ja) | 2019-03-12 | 2022-04-26 | マジック リープ, インコーポレイテッド | 第1および第2の拡張現実ビューア間でのローカルコンテンツの位置合わせ |
US11256657B2 (en) | 2019-03-26 | 2022-02-22 | Intel Corporation | System, apparatus and method for adaptive interconnect routing |
US11445232B2 (en) | 2019-05-01 | 2022-09-13 | Magic Leap, Inc. | Content provisioning system and method |
US11442529B2 (en) | 2019-05-15 | 2022-09-13 | Intel Corporation | System, apparatus and method for dynamically controlling current consumption of processing circuits of a processor |
WO2021021670A1 (en) | 2019-07-26 | 2021-02-04 | Magic Leap, Inc. | Systems and methods for augmented reality |
US11698812B2 (en) | 2019-08-29 | 2023-07-11 | Intel Corporation | System, apparatus and method for providing hardware state feedback to an operating system in a heterogeneous processor |
WO2021097323A1 (en) | 2019-11-15 | 2021-05-20 | Magic Leap, Inc. | A viewing system for use in a surgical environment |
US11366506B2 (en) | 2019-11-22 | 2022-06-21 | Intel Corporation | System, apparatus and method for globally aware reactive local power control in a processor |
US11132201B2 (en) | 2019-12-23 | 2021-09-28 | Intel Corporation | System, apparatus and method for dynamic pipeline stage control of data path dominant circuitry of an integrated circuit |
US11422173B2 (en) * | 2020-05-09 | 2022-08-23 | Intel Corporation | Method and apparatus for accurate measurement of platform power |
US11921564B2 (en) | 2022-02-28 | 2024-03-05 | Intel Corporation | Saving and restoring configuration and status information with reduced latency |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2000039937A (ja) * | 1998-07-22 | 2000-02-08 | Toshiba Corp | コンピュータシステムおよびそのパワーセーブ制御方法 |
JP2005352672A (ja) * | 2004-06-09 | 2005-12-22 | Kyocera Mita Corp | 電気機器 |
Family Cites Families (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6792392B1 (en) * | 2000-06-30 | 2004-09-14 | Intel Corporation | Method and apparatus for configuring and collecting performance counter data |
US7903116B1 (en) | 2003-10-27 | 2011-03-08 | Nvidia Corporation | Method, apparatus, and system for adaptive performance level management of a graphics system |
US7543161B2 (en) | 2004-09-30 | 2009-06-02 | International Business Machines Corporation | Method and apparatus for tracking variable speed microprocessor performance caused by power management in a logically partitioned data processing system |
US7502948B2 (en) | 2004-12-30 | 2009-03-10 | Intel Corporation | Method, system, and apparatus for selecting a maximum operation point based on number of active cores and performance level of each of the active cores |
US7490254B2 (en) | 2005-08-02 | 2009-02-10 | Advanced Micro Devices, Inc. | Increasing workload performance of one or more cores on multiple core processors |
US8301868B2 (en) | 2005-09-23 | 2012-10-30 | Intel Corporation | System to profile and optimize user software in a managed run-time environment |
US20070079294A1 (en) * | 2005-09-30 | 2007-04-05 | Robert Knight | Profiling using a user-level control mechanism |
US7689838B2 (en) | 2005-12-22 | 2010-03-30 | Intel Corporation | Method and apparatus for providing for detecting processor state transitions |
US20070198864A1 (en) | 2006-02-21 | 2007-08-23 | Toshiba America Electronic Components | Systems and methods for determining and using power profiles for software programs executing on data processors |
US7644293B2 (en) | 2006-06-29 | 2010-01-05 | Intel Corporation | Method and apparatus for dynamically controlling power management in a distributed system |
US7949887B2 (en) | 2006-11-01 | 2011-05-24 | Intel Corporation | Independent power control of processing cores |
US8117478B2 (en) | 2006-12-29 | 2012-02-14 | Intel Corporation | Optimizing power usage by processor cores based on architectural events |
US20090007108A1 (en) | 2007-06-29 | 2009-01-01 | Hanebutte Ulf R | Arrangements for hardware and software resource monitoring |
US8024590B2 (en) | 2007-12-10 | 2011-09-20 | Intel Corporation | Predicting future power level states for processor cores |
US8127153B2 (en) * | 2008-07-29 | 2012-02-28 | Oracle America, Inc. | Memory power profiling |
US8135970B2 (en) * | 2009-03-06 | 2012-03-13 | Via Technologies, Inc. | Microprocessor that performs adaptive power throttling |
US20110106282A1 (en) | 2009-07-23 | 2011-05-05 | Corevalus Systems, Llc | Audio Processing Utilizing a Dedicated CPU Core and a Real Time OS |
US8321705B2 (en) | 2009-10-13 | 2012-11-27 | Advanced Micro Devices, Inc. | Dynamic table look-up based voltage regulator control |
-
2011
- 2011-03-24 US US13/070,700 patent/US8949637B2/en not_active Expired - Fee Related
- 2011-12-22 TW TW100147968A patent/TWI550507B/zh active
- 2011-12-30 WO PCT/US2011/068006 patent/WO2012128817A2/en unknown
- 2011-12-30 JP JP2014501060A patent/JP5615990B2/ja active Active
- 2011-12-30 CN CN201180069528.9A patent/CN103443737B/zh not_active Expired - Fee Related
- 2011-12-30 KR KR1020137025178A patent/KR101496077B1/ko active IP Right Grant
- 2011-12-30 EP EP11861863.6A patent/EP2689316A4/en not_active Withdrawn
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2000039937A (ja) * | 1998-07-22 | 2000-02-08 | Toshiba Corp | コンピュータシステムおよびそのパワーセーブ制御方法 |
JP2005352672A (ja) * | 2004-06-09 | 2005-12-22 | Kyocera Mita Corp | 電気機器 |
Also Published As
Publication number | Publication date |
---|---|
WO2012128817A3 (en) | 2013-01-31 |
JP5615990B2 (ja) | 2014-10-29 |
KR101496077B1 (ko) | 2015-02-25 |
KR20130126717A (ko) | 2013-11-20 |
WO2012128817A2 (en) | 2012-09-27 |
US20120246506A1 (en) | 2012-09-27 |
EP2689316A4 (en) | 2014-12-03 |
EP2689316A2 (en) | 2014-01-29 |
CN103443737A (zh) | 2013-12-11 |
TWI550507B (zh) | 2016-09-21 |
TW201239753A (en) | 2012-10-01 |
CN103443737B (zh) | 2017-03-22 |
US8949637B2 (en) | 2015-02-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5615990B2 (ja) | オーバーヘッドを抑えた電力プロフィール情報の取得 | |
Bailey et al. | Adaptive configuration selection for power-constrained heterogeneous systems | |
Eyerman et al. | A counter architecture for online DVFS profitability estimation | |
US7426731B2 (en) | Determining processor usage by a thread | |
US8291249B2 (en) | Method and apparatus for transitioning devices between power states based on activity request frequency | |
US8302098B2 (en) | Hardware utilization-aware thread management in multithreaded computer systems | |
US8402463B2 (en) | Hardware threads processor core utilization | |
US8219995B2 (en) | Capturing hardware statistics for partitions to enable dispatching and scheduling efficiency | |
EP2513752B1 (en) | A counter architecture for online dvfs profitability estimation | |
US20140143781A1 (en) | Methods and systems to identify and migrate threads among system nodes based on system performance metrics | |
US6711526B2 (en) | Operating system-independent method and system of determining CPU utilization | |
EP1934749A2 (en) | Profiling using a user-level control mechanism | |
CN103842933B (zh) | 多核平台中的受约束引导技术 | |
US7665000B2 (en) | Meeting point thread characterization | |
CN111052094B (zh) | 使用c状态和睿频加速提高用户空间的自旋锁效率 | |
Yu et al. | Collaborative heterogeneity-aware os scheduler for asymmetric multicore processors | |
Nakajima et al. | Enhancements for {Hyper-Threading} Technology in the Operating System: Seeking the Optimal Scheduling | |
US9323640B2 (en) | Method and system for measuring the performance of a computer system on a per logical partition basis | |
Singleton et al. | Monitoring of cache miss rates for accurate dynamic voltage and frequency scaling | |
US7603673B2 (en) | Method and system for reducing context switch times | |
Markovic | Hardware thread scheduling algorithms for single-ISA asymmetric CMPs | |
US20040199801A1 (en) | Automatic read of current time when exiting low-power state utility | |
Jia et al. | DTS: using dynamic time-slice scaling to address the os problem incurred by DVFS | |
US20230122295A1 (en) | Dynamic adaptive threading using idle time analysis | |
US7707556B1 (en) | Method and system to measure system performance |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20130920 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20140709 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20140715 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20140813 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20140818 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20140910 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 5615990 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |