JP2014208245A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2014208245A5 JP2014208245A5 JP2014114487A JP2014114487A JP2014208245A5 JP 2014208245 A5 JP2014208245 A5 JP 2014208245A5 JP 2014114487 A JP2014114487 A JP 2014114487A JP 2014114487 A JP2014114487 A JP 2014114487A JP 2014208245 A5 JP2014208245 A5 JP 2014208245A5
- Authority
- JP
- Japan
- Prior art keywords
- ram
- control unit
- gaming machine
- power
- cpu
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000000903 blocking Effects 0.000 claims description 2
- 238000001514 detection method Methods 0.000 description 1
- 230000001629 suppression Effects 0.000 description 1
Description
一般に、パチンコ機等の遊技機においてはコンピュータ制御が採り入れられており、遊技機の電源投入時から通常の遊技時に至るまで、ＣＰＵにおいて遊技制御に必要な信号が生成され、各種遊技装置の制御が行なわれている。このようなＣＰＵを含む制御部は、制御の効率化及び構成の単純化のために２以上に分けて構成される場合が多く、例えば遊技の制御を司る主制御部と、該主制御部に従って作動する複数の副制御部とに分けて構成されている。
In general, a gaming machine such as a pachinko machine adopts computer control, and a signal necessary for game control is generated in the CPU from the time of turning on the power of the gaming machine to the time of normal gaming, and the control of various gaming machines is performed. It is done. Such a control unit including a CPU is often divided into two or more for efficiency of control and simplification of the configuration. For example, according to the main control unit that controls the game and the main control unit It is divided into a plurality of sub-control units that operate .
本発明の課題は、電源立上げ時の動作不良の発生を抑制することが可能な遊技機を提供することにある。
An object of the present invention is to provide a gaming machine capable of win the malfunctioning generation during power up suppressed.
上記課題を解決するために、本発明の遊技機は、
ＣＰＵと、ＲＯＭと、ＲＡＭと、を有する制御部を備える遊技機において、
ＣＰＵは、ＲＯＭに書き込まれたプログラムに基づき、ＲＡＭをワークエリアとして使用し、
外部電圧が遮断されたときに、ＲＡＭの内容を保持するＲＡＭバックアップ機能を備え、
電源投入時にＲＡＭクリアスイッチの操作があった場合は、ＲＡＭクリア信号に基づきＲＡＭの内容を消去するように構成され、
ＲＡＭクリアスイッチは、抵抗を介しＣＰＵに電気的に接続されていることを特徴とする。
また、電源投入に基づいて外部電圧を受電し、制御部に対して電圧を供給する分電部と、外部電圧の受電を遮断可能な第１遮断部と、を備えることを特徴とする。
In order to solve the above problems, the gaming machine of the present invention is:
In a gaming machine including a control unit having a CPU, a ROM, and a RAM,
The CPU uses the RAM as a work area based on the program written in the ROM,
A RAM backup function that retains the contents of the RAM when the external voltage is cut off,
If the RAM clear switch is operated when the power is turned on, the RAM contents are erased based on the RAM clear signal.
The RAM clear switch is electrically connected to the CPU through a resistor .
The power supply device further includes a power distribution unit that receives an external voltage based on power-on and supplies the voltage to the control unit, and a first blocking unit that can block the reception of the external voltage.
また、本明細書において参考的に開示する参考発明の遊技機は、遊技の制御を司る主制御部と、該主制御部に従って作動する副制御部と、これら制御部に対して電源電圧を出力するための電源電圧出力部とを有し、前記電源電圧出力部は、前記副制御部からの信号に基づいて、前記主制御部に対して前記電源電圧を出力する制御を行う出力制御手段と、前記電源電圧出力部において前記副制御部からの信号を所定のタイミングで受信できなかった場合に、エラーと判断するエラー検出手段と、を備え、前記エラーの検出があった場合にエラー報知を行なうを備えることを特徴とする。
このような遊技機によると、主制御部を作動させるための電源電圧が、副制御部からの信号に基づいて出力されるため、主制御部が作動する前に副制御部が作動するものとなり、例えば主制御部が作動した後における主制御部からの制御信号を副制御部側で取りこぼす等の問題が生じ難くなり得る。さらに電源電圧出力部（出力制御手段）において、副制御部からの信号が所定のタイミングで受信されない場合、もしくは所定の信号と異なる信号を受信した場合等はエラー検出することも可能となり、一層確実に電源出力時（電源投入時）の制御を行うことが可能となり得る。なお、報知手段を当該遊技機に設け、エラー検出があった場合には該報知手段によりエラーの旨を報知するものとすることもできる。
The gaming machine of the reference invention disclosed for reference in this specification includes a main control unit that controls the game, a sub-control unit that operates according to the main control unit, and outputs a power supply voltage to these control units. And a power supply voltage output unit for performing control to output the power supply voltage to the main control unit based on a signal from the sub-control unit; An error detection means for determining an error when the signal from the sub-control unit cannot be received at a predetermined timing in the power supply voltage output unit, and an error notification is provided when the error is detected. It is characterized by comprising performing.
According to such a gaming machine, since the power supply voltage for operating the main control unit is output based on the signal from the sub control unit, the sub control unit operates before the main control unit operates. For example, problems such as missing the control signal from the main control unit after the main control unit is activated on the sub-control unit side may be difficult to occur. Furthermore, in the power supply voltage output unit (output control means), it is possible to detect an error when the signal from the sub-control unit is not received at a predetermined timing, or when a signal different from the predetermined signal is received. It may be possible to perform control during power output (when power is turned on). In addition, a notification means may be provided in the gaming machine, and when an error is detected, the notification means notifies the fact of an error.
また、本明細書において参考的に開示する参考発明の遊技機は、遊技の制御を司る主制御部と、該主制御部に従って作動する複数の副制御部と、これら制御部に対して電源電圧を出力するための電源電圧出力部とを有し、前記副制御部は、その作動の立ち上がりを示す作動生起信号を出力可能とされており、前記電源電圧出力部は、当該電源電圧の投入時に、前記副制御部に前記電源電圧を出力した後、前記複数の副制御部からの作動生起信号をそれぞれ受信した場合に前記電源電圧を前記主制御部に出力する制御を行う出力制御手段を備えることを特徴とする。
In addition, the gaming machine of the reference invention disclosed by reference in the present specification includes a main control unit that controls the game, a plurality of sub-control units that operate according to the main control unit, and a power supply voltage for these control units. The sub-control unit is capable of outputting an operation occurrence signal indicating the start of the operation, and the power supply voltage output unit is configured to turn on the power supply voltage. And an output control means for performing control to output the power supply voltage to the main control section when receiving the operation occurrence signals from the plurality of sub control sections after outputting the power supply voltage to the sub control section. It is characterized by that.
以下、本発明の遊技機において、付加可能な構成について説明する。
Hereinafter, a configuration that can be added to the gaming machine of the present invention will be described .
電源立上げ時の動作不良の発生を抑制することが可能である。It is possible to suppress the occurrence of malfunction when the power is turned on.
Claims (2)
ＣＰＵは、ＲＯＭに書き込まれたプログラムに基づき、ＲＡＭをワークエリアとして使用し、
外部電圧が遮断されたときに、ＲＡＭの内容を保持するＲＡＭバックアップ機能を備え、
電源投入時にＲＡＭクリアスイッチの操作があった場合は、ＲＡＭクリア信号に基づきＲＡＭの内容を消去するように構成され、
ＲＡＭクリアスイッチは、抵抗を介しＣＰＵに電気的に接続されていることを特徴とする遊技機。 In a gaming machine including a control unit having a CPU, a ROM, and a RAM,
The CPU uses the RAM as a work area based on the program written in the ROM,
A RAM backup function that retains the contents of the RAM when the external voltage is cut off,
If the RAM clear switch is operated when the power is turned on, the RAM contents are erased based on the RAM clear signal.
The RAM clear switch is electrically connected to the CPU through a resistor .
電源投入に基づいて外部電圧を受電し、制御部に対して電圧を供給する分電部と、外部電圧の受電を遮断可能な第１遮断部と、を備えることを特徴とする遊技機。
In the gaming machine according to claim 1,
A gaming machine comprising : a power distribution unit that receives an external voltage based on power-on and supplies a voltage to the control unit; and a first blocking unit that can block the reception of the external voltage .
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2014114487A JP2014208245A (en) | 2014-06-03 | 2014-06-03 | Game machine |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2014114487A JP2014208245A (en) | 2014-06-03 | 2014-06-03 | Game machine |
Related Parent Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2013172074A Division JP5754481B2 (en) | 2013-08-22 | 2013-08-22 | Game machine |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2014208245A JP2014208245A (en) | 2014-11-06 |
| JP2014208245A5 true JP2014208245A5 (en) | 2015-06-25 |
Family
ID=51902925
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2014114487A Pending JP2014208245A (en) | 2014-06-03 | 2014-06-03 | Game machine |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP2014208245A (en) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP6297021B2 (en) * | 2015-11-26 | 2018-03-20 | 株式会社藤商事 | Game machine |
| JP6976080B2 (en) | 2017-05-22 | 2021-12-01 | 三菱パワー株式会社 | State analyzer, state analysis method, and program |
| JP7228258B2 (en) * | 2020-02-28 | 2023-02-24 | 株式会社大一商会 | game machine |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2757988B2 (en) * | 1987-08-20 | 1998-05-25 | 株式会社 ソフィア | Gaming machine |
| JPH119770A (en) * | 1997-06-20 | 1999-01-19 | Daiichi Shokai Co Ltd | Control power unit for pachinko machine |
| JPH1119312A (en) * | 1997-06-27 | 1999-01-26 | Sankyo Kk | Game machine |
| JP3564694B2 (en) * | 1998-04-03 | 2004-09-15 | 横河電機株式会社 | Inrush current suppressor |
| JP2001017619A (en) * | 1999-07-05 | 2001-01-23 | Mashiro:Kk | Pachinko game machine |
| JP2001046600A (en) * | 1999-08-05 | 2001-02-20 | Sankyo Kk | Game machine |
-
2014
- 2014-06-03 JP JP2014114487A patent/JP2014208245A/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2016195713A5 (en) | ||
| CA2918680C (en) | Systems and methods for multi-criteria alarming | |
| JP2017518012A5 (en) | ||
| WO2012097073A3 (en) | Processor mode locking | |
| JP2017526490A5 (en) | ||
| GB2521946A (en) | Detection of return oriented programming attacks | |
| JP2018094079A5 (en) | ||
| EP2824573A3 (en) | Microcomputer test | |
| JP2013042827A5 (en) | ||
| JP2016083264A5 (en) | ||
| JP2014079486A5 (en) | ||
| JP2014208245A5 (en) | ||
| JP2016532192A5 (en) | ||
| JP2015227037A5 (en) | ||
| DE602008003063D1 (en) | System with several components | |
| GB2537855A9 (en) | Controlling transitions of devices between normal state and quiescent state | |
| JP2016203004A5 (en) | ||
| JP2019041944A5 (en) | ||
| JP2011010861A5 (en) | ||
| JP2015168060A5 (en) | Image forming apparatus and image forming apparatus control method | |
| JP2016203003A5 (en) | ||
| JP2014057835A5 (en) | ||
| JP2014004457A5 (en) | ||
| JP2014057836A5 (en) | ||
| JP2017074109A5 (en) | Game machine |