JP2014060891A - Instrument transformer faulty phase detection apparatus - Google Patents

Instrument transformer faulty phase detection apparatus Download PDF

Info

Publication number
JP2014060891A
JP2014060891A JP2012205616A JP2012205616A JP2014060891A JP 2014060891 A JP2014060891 A JP 2014060891A JP 2012205616 A JP2012205616 A JP 2012205616A JP 2012205616 A JP2012205616 A JP 2012205616A JP 2014060891 A JP2014060891 A JP 2014060891A
Authority
JP
Japan
Prior art keywords
phase
peak
failure
instrument transformer
voltages
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2012205616A
Other languages
Japanese (ja)
Inventor
Satoru Oshita
哲 大下
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Chugoku Electric Power Co Inc
Original Assignee
Chugoku Electric Power Co Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Chugoku Electric Power Co Inc filed Critical Chugoku Electric Power Co Inc
Priority to JP2012205616A priority Critical patent/JP2014060891A/en
Publication of JP2014060891A publication Critical patent/JP2014060891A/en
Pending legal-status Critical Current

Links

Images

Landscapes

  • Transformers For Measuring Instruments (AREA)
  • Gas-Insulated Switchgears (AREA)

Abstract

PROBLEM TO BE SOLVED: To provide an instrument transformer faulty phase detection apparatus capable of detecting a faulty phase in the case where one phase of any one of two instrument transformers installed in two bus lines breaks down.SOLUTION: A faulty phase detection apparatus 10 comprises a faulty phase detection section 15 in which, when a fault in any one of first and second instrument transformers 3, 3is detected by a fault PD detection section 14, an absolute value of a difference between first and second U-phase, V-phase and W-phase instantaneous voltages U, V, W, U, V, Wis calculated to determine U-phase, V-phase and W-phase instantaneous voltage differences ΔU, ΔV, ΔW. A phase for which values resultant from dividing the determined U-phase, V-phase and W-phase instantaneous voltage differences ΔU, ΔV, ΔW with U-phase, V-phase and W-phase peak-peak voltages U, V, Wone cycle before are equal to or more than a predetermined value is determined as a faulty phase, and in the case where the resultant value are less than the predetermined value, a zero-phase is determined as a faulty phase.

Description

本発明は、2つの母線にそれぞれ設置された2つの計器用変圧器のいずれか一方の1相が故障したときの故障相を検出するのに好適な計器用変圧器故障相検出装置に関する。   The present invention relates to an instrument transformer fault phase detection apparatus suitable for detecting a fault phase when one phase of either one of two instrument transformers installed on two busbars fails.

従来、電力会社では、計器用変圧器(変電設備、PDまたはGPT)に故障が生じた場合の対策として2重化していなければ計器用変圧器としての機能が果たせないため、高価なものとなっていた。   Conventionally, an electric power company is expensive because it cannot function as an instrument transformer unless it is duplicated as a countermeasure when a fault occurs in an instrument transformer (transformer, PD or GPT). It was.

そのため、たとえば、下記の特許文献1に開示された計器用変成器では、U相の検出部または変換器が故障した際に、演算回路がV相の二次出力OVとW相の二次出力OWとの和を零相の二次出力OZから減算した値(=OZ−(OV+OW))をU相の二次出力OUとして出力することにより、優れた信頼度を確保しつつ検出部および変換器の2重化を避けるようにしている。
また、この計器用変成器では、U相、V相およびW相の二次出力の和(=OU+OV+OW)と零相の二次出力OZとが一致しなければ警報手段が警報を出力することにより、計器用変成器のU相、V相、W相および零相のいずれが故障した場合でも迅速かつ容易に故障相の判定ができるようにしている。
Therefore, for example, in the instrument transformer disclosed in Patent Document 1 below, when the U-phase detection unit or the converter fails, the arithmetic circuit has a V-phase secondary output O V and a W-phase secondary. The value obtained by subtracting the sum with the output O W from the zero-phase secondary output O Z (= O Z − (O V + O W )) is output as the U-phase secondary output O U , thereby providing excellent reliability. The detection unit and the converter are avoided from being duplicated while ensuring.
In this instrument transformer, if the sum of the secondary outputs of the U-phase, V-phase and W-phase (= O U + O V + O W ) does not match the zero-phase secondary output O Z , an alarm means is provided. By outputting an alarm, it is possible to quickly and easily determine the failure phase when any of the U phase, V phase, W phase, and zero phase of the instrument transformer has failed.

特開2002−353051号公報JP 2002-353051 A

しかしながら、上記の特許文献1に開示された計器用変成器では、U相、V相およびW相の二次出力の和と零相の二次出力とを比較して両者が一致しない場合に警報を出力するだけであるため、U相、V相、W相および零相のいずれかが故障していることは検出することはできるが、U相、V相、W相および零相のどの相が故障しているかを検出することはできないという問題がある。   However, the instrument transformer disclosed in Patent Document 1 compares the sum of the U-phase, V-phase, and W-phase secondary outputs with the zero-phase secondary output and warns if they do not match. Since any of the U phase, V phase, W phase and zero phase can be detected, it is possible to detect any phase of U phase, V phase, W phase and zero phase. There is a problem that it cannot be detected whether or not the device is out of order.

本発明の目的は、2つの母線にそれぞれ設置された2つの計器用変圧器のいずれか一方の1相が故障したときの故障相を検出することができる計器用変圧器故障相検出装置を提供することにある。   An object of the present invention is to provide an instrument transformer fault phase detection device capable of detecting a fault phase when one of two instrument transformers installed on two bus bars fails. There is to do.

本発明の計器用変圧器故障相検出装置は、第1および第2の母線にそれぞれ設置された第1および第2の計器用変圧器(31,32)のいずれか一方の1相が故障したときの故障相を検出するための計器用変圧器故障相検出装置(10)であって、前記第1の計器用変圧器から出力される第1のU相、V相およびW相瞬時電圧(U1,V1,W1)と該第1の計器用変圧器から出力される第1の零相瞬時電圧(Z1)とに基づいて該第1の計器用変圧器の故障を検出するとともに、前記第2の計器用変圧器から出力される第2のU相、V相およびW相瞬時電圧(U2,V2,W2)と該第2の計器用変圧器から出力される第2の零相瞬時電圧(Z2)とに基づいて該第2の計器用変圧器の故障を検出するための計器用変圧器故障検出手段(14)と、該計器用変圧器故障検出手段によって前記第1および第2の計器用変圧器のいずれか一方の故障が検出されると、前記第1および第2のU相、V相およびW相瞬時電圧の差の絶対値を取ってU相、V相およびW相瞬時電圧差(ΔU,ΔV,ΔW)を求め、求めた該U相、V相およびW相瞬時電圧差を1サイクル前U相、V相およびW相ピークピーク電圧(Up-p,Vp-p,Wp-p)でそれぞれ割った値が所定値以上になった相を故障相と判定するとともに、該割った値がいずれも該所定値よりも小さい場合には零相を故障相と判定するための故障相検出手段(15)とを具備することを特徴とする。
ここで、 前記第1および第2の母線が2重母線を構成し、前記計器用変圧器故障検出手段が、前記第1および第2の母線を連絡する母線連絡遮断器(1)から入力される母線連絡遮断器状態信号(SCB)が該母線連絡遮断器の投入を示し、かつ、前記第1および第2の母線を連絡する第1および第2の母線連絡線路開閉器(21,22)から入力される第1および第2の母線連絡線路開閉器状態信号(SLS1,SLS2)が該第1および第2の母線連絡線路開閉器の投入を示している場合にのみ、前記第1および第2の計器用変圧器の故障を検出してもよい。
前記第1のU相、V相およびW相瞬時電圧に基づいて第1のU相、V相およびW相ピークピーク電圧(U1p-p,V1p-p,W1p-p)を1サイクルごとに求めるとともに、前記第2のU相、V相およびW相瞬時電圧に基づいて第2のU相、V相およびW相ピークピーク電圧(U2p-p,V2p-p,W2p-p)を1サイクルごとに求め、求めた該第1および第2のU相、V相およびW相ピークピーク電圧を1サイクルごとに比較して、該第1および第2のU相、V相およびW相ピークピーク電圧のうち大きい方を前記1サイクル前U相、V相およびW相ピークピーク電圧として記憶するためのピークピーク電圧検出手段(13)をさらに具備してもよい。
前記計器用変圧器故障検出手段による前記第1および第2の計器用変圧器の故障検出結果および前記故障相検出手段による故障相判定結果を表示装置(20)に表示させるための表示手段をさらに具備してもよい。
The instrument transformer fault phase detection device according to the present invention has one of the first and second instrument transformers (3 1 , 3 2 ) installed on the first and second buses, respectively. An instrument transformer fault phase detection device (10) for detecting a fault phase when a fault occurs, wherein the first U phase, V phase and W phase instants output from the first instrument transformer Based on the voltage (U 1 , V 1 , W 1 ) and the first zero-phase instantaneous voltage (Z 1 ) output from the first instrument transformer, the failure of the first instrument transformer is determined. The second U-phase, V-phase and W-phase instantaneous voltages (U 2 , V 2 , W 2 ) output from the second instrument transformer and output from the second instrument transformer the second zero-phase instantaneous voltage (Z 2) and the instrument transformer failure detecting means for detecting a failure of the second instrument transformer based on being (1 And when the failure of either one of the first and second instrument transformers is detected by the instrument transformer failure detection means, the first and second U-phase, V-phase and W-phase The absolute value of the instantaneous voltage difference is taken to obtain the U-phase, V-phase, and W-phase instantaneous voltage differences (ΔU, ΔV, ΔW), and the obtained U-phase, V-phase, and W-phase instantaneous voltage differences are A phase in which the value divided by the phase, V phase, and W phase peak peak voltages (U pp , V pp , W pp ) is greater than or equal to a predetermined value is determined as a failure phase, and all the divided values are the predetermined values. When it is smaller than the value, it comprises failure phase detection means (15) for determining the zero phase as a failure phase.
Here, the first and second buses constitute a double bus, and the instrument transformer fault detecting means is input from a bus bar breaker (1) that communicates the first and second buses. that busbar breaker status signal (S CB) indicates the insertion of the mother line contact breakers, and, first and second busbar line switch to contact said first and second bus (2 1, 2 2 ) only when the first and second bus connection line switch state signals (S LS1 , S LS2 ) input from 2 2 ) indicate that the first and second bus connection line switches are turned on A failure of the first and second instrument transformers may be detected.
One cycle of the first U-phase, V-phase, and W-phase peak-peak voltages (U 1p-p , V 1p-p , W 1p-p ) based on the first U-phase, V-phase, and W-phase instantaneous voltages And the second U-phase, V-phase, and W-phase peak peak voltages (U 2p-p , V 2p-p , W 2p-) based on the second U-phase, V-phase, and W-phase instantaneous voltages. p ) is determined for each cycle, and the determined first and second U phase, V phase, and W phase peak-to-peak voltages are compared for each cycle to determine the first and second U phase, V phase And a peak-to-peak voltage detecting means (13) for storing the larger one of the W-phase peak-peak voltage as the U-phase, V-phase, and W-phase peak-peak voltages one cycle before.
Display means for causing the display device (20) to display the failure detection results of the first and second instrument transformers by the instrument transformer failure detection means and the failure phase determination results by the failure phase detection means. You may have.

本発明の計器用変圧器故障相検出装置は、以下に示す効果を奏する。
(1)U相、V相およびW相瞬時電圧差を1サイクル前U相、V相およびW相ピークピーク電圧でそれぞれ割った値が所定値以上になった相を故障相と判定するとともに、割った値がいずれも所定値よりも小さい場合には零相を故障相と判定することにより、第1および第2の計器用変圧器のうち故障した方の故障相を速く検出することができる。
(2)2重化することなく計器用変圧器の信頼性を向上させることができる。
(3)2重化するよりもコストの低減を図ることができる。
(4)設備更新の制約の基準となる(延伸)。
The instrument transformer fault phase detector of the present invention has the following effects.
(1) A phase in which the value obtained by dividing the U-phase, V-phase, and W-phase instantaneous voltage differences by the U-phase, V-phase, and W-phase peak-to-peak voltages one cycle before becomes a predetermined value or more is determined as a failure phase, When both the divided values are smaller than the predetermined value, it is possible to quickly detect the failed phase of the first and second instrument transformers by determining the zero phase as the failed phase. .
(2) The reliability of the instrument transformer can be improved without duplication.
(3) Cost can be reduced as compared with duplexing.
(4) It becomes the standard for restrictions on equipment renewal (extension).

本発明の一実施例による計器用変圧器故障相検出装置10の構成を示す図である。It is a figure which shows the structure of the instrument transformer fault phase detection apparatus 10 by one Example of this invention. 図1に示した故障PD検出部14および故障相検出部15の動作について説明するためのフローチャートである。3 is a flowchart for explaining operations of a failure PD detection unit 14 and a failure phase detection unit 15 shown in FIG. 1. 図1に示した故障PD検出部14および故障相検出部15の動作について説明するためのフローチャートである。3 is a flowchart for explaining operations of a failure PD detection unit 14 and a failure phase detection unit 15 shown in FIG. 1. 図1に示した故障PD検出部14および故障相検出部15の動作について説明するためのフローチャートである。3 is a flowchart for explaining operations of a failure PD detection unit 14 and a failure phase detection unit 15 shown in FIG. 1. 本発明の計器用変圧器故障相検出装置の特徴について説明するための図である。It is a figure for demonstrating the characteristic of the transformer fault phase detector for instruments of this invention.

上記の目的を、第1および第2の計器用変圧器のいずれか一方の故障が検出されると、U相、V相およびW相瞬時電圧差を1サイクル前U相、V相およびW相ピークピーク電圧でそれぞれ割った値が所定値以上になった相を故障相と判定するとともに、割った値がいずれも所定値よりも小さい場合には零相を故障相と判定することにより実現した。   For the above purpose, when a failure of one of the first and second instrument transformers is detected, the U-phase, V-phase and W-phase instantaneous voltage differences are converted to the U-phase, V-phase and W-phase one cycle before. A phase in which the value divided by the peak-to-peak voltage is greater than or equal to a predetermined value is determined as a failure phase, and if all the divided values are smaller than the predetermined value, the zero phase is determined as a failure phase. .

以下、本発明の計器用変圧器故障相検出装置の実施例について図面を参照して説明する。
本発明の計器用変圧器故障相検出装置は、図5に示す甲母線および乙母線(2重母線を構成する。)を連絡する母線連絡遮断器(母線連絡CB)1並びに第1および第2の母線連絡線路開閉器(第1および第2の母線連絡LS)21,22がすべて投入されているときには、甲母線に設置された第1の計器用変圧器(第1のPD)31から出力される第1のU相、V相、W相および零相瞬時電圧U1,V1,W1,Z1(第1の計器用変圧器31の二次出力)および乙母線に設置された第2の計器用変圧器(第2のPD)32から出力される第2のU相、V相、W相および零相瞬時電圧U2,V2,W2,Z2(第2の計器用変圧器32の二次出力)はほぼ等しいことに鑑みて、第1および第2の計器用変圧器31,32のうちのいずれか一方が故障した場合には、第1および第2の計器用変圧器31,32からそれぞれ出力される第1および第2のU相、V相およびW相瞬時電圧U1,V1,W1,U2,V2,W2の差の絶対値であるU相、V相およびW相瞬時電圧差ΔU(=|U1−U2|),ΔV(=|V1−V2|),ΔW(=|W1−W2|)を求め、求めたU相、V相およびW相瞬時電圧差ΔU,ΔV,ΔWを1サイクル前U相、V相およびW相ピークピーク電圧Up-p,Vp-p,Wp-p(第1の計器用変圧器31から1サイクル前に出力された第1のU相、V相およびW相ピークピーク電圧U1p-p,V1p-p,W1p-pおよび第2の計器用変圧器31から1サイクル前に出力された第2のU相、V相およびW相ピークピーク電圧U2p-p,V2p-p,W2p-pのうちの大きい方)でそれぞれ割った値(=ΔU/Up-p,ΔV/Vp-p,ΔW/Wp-p)が所定値以上になった相(U相、V相またはW相)を故障相と判定し、この割った値がいずれも所定値よりも小さい場合には零相を故障相と判定することを特徴とする。
Embodiments of an instrument transformer fault phase detection apparatus according to the present invention will be described below with reference to the drawings.
An instrument transformer fault phase detection device of the present invention includes a busbar connection breaker (busbar connection CB) 1 and first and second busbars for connecting a former bus and a second bus (which constitutes a double bus) shown in FIG. When all of the bus connection line switches (first and second bus connection LS) 2 1 , 2 2 are turned on, the first instrument transformer (first PD) 3 installed on the bus A 1 U-phase, V-phase, W-phase and zero-phase instantaneous voltages U 1 , V 1 , W 1 , Z 1 (secondary output of the first instrument transformer 3 1 ) output from 1 and the Otobus The second U-phase, V-phase, W-phase and zero-phase instantaneous voltages U 2 , V 2 , W 2 , Z 2 output from the second instrument transformer (second PD) 3 2 installed in In view of the fact that (secondary output of the second instrument transformer 3 2 ) is substantially equal, either one of the first and second instrument transformers 3 1 , 3 2 is In the case of failure, the first and second U-phase, V-phase and W-phase instantaneous voltages U 1 , V 1 and W 1 output from the first and second instrument transformers 3 1 and 3 2 , respectively. , U 2 , V 2 , W 2 , which are absolute values of U, V and W phase instantaneous voltage differences ΔU (= | U 1 −U 2 |), ΔV (= | V 1 −V 2 |) , ΔW (= | W 1 −W 2 |), and the obtained U-phase, V-phase, and W-phase instantaneous voltage differences ΔU, ΔV, ΔW are converted into U-phase, V-phase, and W-phase peak peak voltage U pp one cycle before. , V pp , W pp (first U-phase, V-phase and W-phase peak peak voltages U 1p-p , V 1p-p , W 1p output from the first instrument transformer 3 1 one cycle before) -p and the second U-phase, V-phase, and W-phase peak-to-peak voltages U 2p-p , V 2p-p , W 2p-p output from the second instrument transformer 31 one cycle before Divided by the larger one) Value (= ΔU / U pp, ΔV / V pp, ΔW / W pp) phase becomes equal to or larger than a predetermined value (U-phase, V-phase or W-phase) determines that the failure phase, also in this divided value is either If it is smaller than the predetermined value, the zero phase is determined as a failure phase.

そのため、本発明の一実施例による計器用変圧器故障相検出装置10(以下、「故障相検出装置10」と称する。)は、図1に示すように、入力変換器11と、アナログ入力部12と、ピークピーク電圧検出部13(以下、「Vp-p検出部13」と称する。)と、故障計器用変圧器検出部14(以下、「故障PD検出部14」と称する。)と、故障相検出部15と、表示部16とを具備する。 Therefore, an instrument transformer fault phase detection device 10 (hereinafter referred to as “fault phase detection device 10”) according to an embodiment of the present invention includes an input converter 11 and an analog input unit as shown in FIG. 12, a peak-peak voltage detector 13 (hereinafter referred to as “V pp detector 13”), a failure instrument transformer detector 14 (hereinafter referred to as “failed PD detector 14”), a failure. A phase detection unit 15 and a display unit 16 are provided.

ここで、入力変換器11は、甲母線に設置された第1の計器用変圧器31(図5参照)から入力される第1のU相、V相、W相および零相電圧並びに乙母線に設置された第2の計器用変圧器32(図5参照)から入力される第2のU相、V相、W相および零相電圧のレベルをアナログ入力部12の処理に適したレベルに変換するためのものである。 Here, the input converter 11 includes the first U-phase, V-phase, W-phase and zero-phase voltages input from the first instrument transformer 3 1 (see FIG. 5) installed on the bus A and the second converter. The second U-phase, V-phase, W-phase and zero-phase voltage levels input from the second instrument transformer 3 2 (see FIG. 5) installed on the bus are suitable for processing of the analog input unit 12. It is for converting to a level.

アナログ入力部12は、バンドパスフィルタとサンプリングホールド回路とマルチプレクサ回路とアナログ/ディジタル変換器とを備え、入力変換器11から入力されるアナログの第1のU相、V相、W相および零相電圧並びに第2のU相、V相、W相および零相電圧をディジタルの第1のU相、V相、W相および零相電圧並びに第2のU相、V相、W相および零相電圧に変換するためのものである。   The analog input unit 12 includes a band-pass filter, a sampling hold circuit, a multiplexer circuit, and an analog / digital converter, and the analog first U phase, V phase, W phase, and zero phase input from the input converter 11. The voltage and the second U-phase, V-phase, W-phase and zero-phase voltage are converted into the digital first U-phase, V-phase, W-phase and zero-phase voltage and the second U-phase, V-phase, W-phase and zero-phase voltage. It is for converting to voltage.

p-p検出部13は、アナログ入力部12から入力される第1のU相、V相およびW相瞬時電圧U1,V1,W1に基づいて第1のU相、V相およびW相ピークピーク電圧U1p-p,V1p-p,W1p-pを1サイクルごとに求めるとともに、アナログ入力部12から入力される第2のU相、V相およびW相瞬時電圧U2,V2,W2に基づいて第2のU相、V相およびW相ピークピーク電圧U2p-p,V2p-p,W2p-pを1サイクルごとに求め、求めた第1のU相、V相およびW相ピークピーク電圧U1p-p,V1p-p,W1p-pと求めた第2のU相、V相およびW相ピークピーク電圧U2p-p,V2p-p,W2p-pとを1サイクルごとに比較して、両者のうち大きい方を1サイクル前U相、V相およびW相ピークピーク電圧Up-p,Vp-p,Wp-pとして記憶する。 The V pp detector 13 is based on the first U-phase, V-phase, and W-phase instantaneous voltages U 1 , V 1 , W 1 input from the analog input unit 12, and the first U-phase, V-phase, and W-phase. The peak-peak voltages U 1p-p , V 1p-p , W 1p-p are obtained every cycle, and the second U-phase, V-phase and W-phase instantaneous voltages U 2 , V input from the analog input unit 12 are obtained. 2 and W 2 , the second U-phase, V-phase and W-phase peak-peak voltages U 2p-p , V 2p-p , W 2p-p are determined for each cycle, and the determined first U-phase, V-phase and W-phase peak peak voltages U 1p-p , V 1p-p , W 1p-p and second U-phase, V-phase and W-phase peak peak voltages U 2p-p , V 2p-p , W 2p-p is compared for each cycle, and the larger of the two is stored as U-phase, V-phase, and W-phase peak-peak voltages U pp , V pp , W pp one cycle before.

故障PD検出部14は、母線連絡遮断器1から入力される母線連絡遮断器状態信号SCB(母線連絡遮断器1が投入されているときにはローレベルの信号)と第1および第2の母線連絡線路開閉器21,22から入力される第1および第2の母線連絡線路開閉器状態信号SLS1,SLS2(第1および第2の母線連絡線路開閉器21,22が投入されているときにはローレベルの信号)とがすべてローレベルであると、アナログ入力部12から入力される第1のU相、V相およびW相瞬時電圧U1,V1,W1のベクトル和の電圧を“3”で割った値(=(U1+V1+W1)/3)とアナログ入力部12から入力される第1の零相瞬時電圧Z1(第1の計器用変圧器31の三次出力)との差(=(U1+V1+W1)/3−Z1)を求め、求めた差が所定の範囲内(たとえば、−0.1v以上0.1v以下)に入っていないときには「第1の計器用変圧器31が故障した」と判定するとともに、アナログ入力部12から入力される第2のU相、V相およびW相瞬時電圧U2,V2,W2のベクトル和の電圧を“3”で割った値(=(U2+V2+W2)/3)とアナログ入力部12から入力される第2の零相瞬時電圧Z2(第1の計器用変圧器31の三次出力)との差(=(U2+V2+W2)/3−Z2)を求め、求めた差が所定の範囲内(たとえば、−0.1v以上0.1v以下)に入っていないときには「第2の計器用変圧器32が故障した」と判定する。 The fault PD detector 14 is connected to the busbar breaker status signal S CB (a low level signal when the busbar breaker 1 is turned on) and the first and second busbar contacts inputted from the bus bar breaker 1. line switch 2 1, 2 the first and second busbar line switch state signal S LS1 2 is input from, S LS2 (the first and second busbar line switch 2 1, 2 2 is turned When the signal level of the first U-phase, V-phase, and W-phase instantaneous voltages U 1 , V 1 , W 1 input from the analog input unit 12 is all low, A value obtained by dividing the voltage by “3” (= (U 1 + V 1 + W 1 ) / 3) and the first zero-phase instantaneous voltage Z 1 input from the analog input unit 12 (first instrument transformer 3 1 Difference (= (U 1 + V 1 + W 1 ) / 3−Z 1 ) and the obtained difference There within a predetermined range (e.g., 0.1 v inclusive -0.1 V) when the not in conjunction with the determination "first voltage transformer 3 1 fails", is input from the analog input unit 12 The value obtained by dividing the vector sum of the second U-phase, V-phase and W-phase instantaneous voltages U 2 , V 2 and W 2 by “3” (= (U 2 + V 2 + W 2 ) / 3) and analog input The difference (= (U 2 + V 2 + W 2 ) / 3−Z 2 ) from the second zero-phase instantaneous voltage Z 2 (the tertiary output of the first instrument transformer 3 1 ) input from the unit 12 is obtained. , within the obtained difference is in a predetermined (e.g., 0.1 v inclusive -0.1 V) when the not in determining the "second instrument transformer 3 2 fails".

故障相検出部15は、故障PD検出部14から入力される故障PD判定結果信号が「第1および第2の計器用変圧器31,32のうちのいずれか一方が故障した」旨を示している場合には、Vp-p検出部13に記憶されている1サイクル前U相、V相およびW相ピークピーク電圧Up-p,Vp-p,Wp-pを読み出すとともに、アナログ入力部12から入力される第1および第2のU相、V相およびW相瞬時電圧U1,V1,W1,U2,V2,W2の差の絶対値を取ってU相、V相およびW相瞬時電圧差ΔU,ΔV,ΔWを求め、求めたU相、V相およびW相瞬時電圧差ΔU,ΔV,ΔWを1サイクル前U相、V相およびW相ピークピーク電圧Up-p,Vp-p,Wp-pでそれぞれ割った値(=ΔU/Up-p,ΔV/Vp-p,ΔW/Wp-p)が所定値(たとえば、0.1)以上になった相を故障相と判定し、この割った値がいずれも所定値よりも小さい場合には零相を故障相と判定する。 The failure phase detection unit 15 indicates that the failure PD determination result signal input from the failure PD detection unit 14 indicates that “one of the first and second instrument transformers 3 1 and 3 2 has failed”. In the case shown, the U phase, V phase, and W phase peak peak voltages U pp , V pp , W pp stored in the V pp detector 13 are read out and inputted from the analog input unit 12. The absolute values of the differences between the first and second U-phase, V-phase and W-phase instantaneous voltages U 1 , V 1 , W 1 , U 2 , V 2 and W 2 are taken to obtain the U-phase, V-phase and W-phase. The instantaneous voltage differences ΔU, ΔV, ΔW are obtained, and the obtained U-phase, V-phase and W-phase instantaneous voltage differences ΔU, ΔV, ΔW are converted into U-phase, V-phase and W-phase peak peak voltages U pp , V pp , W pp respectively divided by the (= ΔU / U pp, ΔV / V pp, ΔW / W pp) a predetermined value (e.g., 0. ) The above since the phase is determined that failure phase, when this divided value is less than the predetermined value either is determined that the failure phase zero-phase.

表示部16は、故障PD検出部14から入力される故障PD検出結果信号および故障相検出部15から入力される故障相判定結果信号に基づいて、故障PD検出部14における検出結果および故障相検出部15における判定結果を表示装置20に表示させる。   Based on the failure PD detection result signal input from the failure PD detection unit 14 and the failure phase determination result signal input from the failure phase detection unit 15, the display unit 16 detects the detection result and failure phase detection in the failure PD detection unit 14. The determination result in the unit 15 is displayed on the display device 20.

次に、故障PD検出部14および故障相検出部15の動作について、図2〜図4に示すフローチャートを参照して説明する。
故障PD検出部14は、母線連絡遮断器状態信号SCB並びに第1および第2の母線連絡線路開閉器状態信号SLS1,SLS2のレベルを監視し(ステップS11)、母線連絡遮断器状態信号SCB並びに第1および第2の母線連絡線路開閉器状態信号SLS1,SLS2がすべてローレベル(SCB,SLS1,SLS2=L)であると、第1のU相、V相およびW相瞬時電圧U1,V1,W1のベクトル和の電圧を“3”で割った値と第1の零相瞬時電圧Z1との差(以下、「第1の差Δ1」と称する。Δ1=(U1+V1+W1)/3−Z1)および第2のU相、V相およびW相瞬時電圧U2,V2,W2のベクトル和の電圧を“3”で割った値と第2の零相瞬時電圧Z2との差(以下、「第2の差Δ2」と称する。Δ2=(U2+V2+W2)/3−Z2)を求め、求めた第1および第2の差Δ1,Δ2が−0.1v以上0.1v以下の範囲内(−0.1v≦Δ1,Δ2≦0.1v)であるか否かを調べる(ステップS12)。
Next, operations of the failure PD detection unit 14 and the failure phase detection unit 15 will be described with reference to the flowcharts shown in FIGS.
The fault PD detection unit 14 monitors the levels of the bus connection breaker status signal S CB and the first and second bus connection line switch status signals S LS1 and S LS2 (step S11), and the bus connection breaker status signal. When S CB and first and second bus connection line switch state signals S LS1 , S LS2 are all at low level (S CB , S LS1 , S LS2 = L), the first U phase, V phase and The difference between the value obtained by dividing the vector sum of the W-phase instantaneous voltages U 1 , V 1 , W 1 by “3” and the first zero-phase instantaneous voltage Z 1 (hereinafter referred to as “first difference Δ 1 ”) Δ 1 = (U 1 + V 1 + W 1 ) / 3−Z 1 ) and the voltage of the vector sum of the second U-phase, V-phase and W-phase instantaneous voltages U 2 , V 2 and W 2 is “3”. the difference between the value and the second zero-phase instantaneous voltage Z 2 divided by (hereinafter, .Δ 2 = (U 2 + V 2 + W 2 referred to as "second difference delta 2") / 3-Z 2) determined the First and second differential delta 1 was determined, delta 2 is in a range of 0.1v or -0.1v (-0.1v ≦ Δ 1, Δ 2 ≦ 0.1v) whether the Check (step S12).

その結果、故障PD検出部14は、第1の差Δ1のみが−0.1v以上0.1v以下の範囲内にないと、「第1の計器用変圧器31が故障した」と判定する(ステップS13)。
故障PD検出部14は、第2の差Δ2のみが−0.1v以上0.1v以下の範囲内にないと、「第2の計器用変圧器32が故障した」と判定する(ステップS14)。
故障PD検出部14は、第1および第2の差Δ1,Δ2が共に−0.1v以上0.1v以下の範囲内にないと、「第1および第2の計器用変圧器31,32が共に故障した」と判定して、その旨を示す故障PD検出結果信号を表示部16に出力して、その旨を表示装置20に表示させる(ステップS15)。
Determination result, failure PD detection unit 14, when only the first difference delta 1 is not within the range of 0.1v above -0.1 V, the "first voltage transformer 3 1 fails" (Step S13).
If only the second difference Δ 2 is not in the range of not less than −0.1 v and not more than 0.1 v, the failure PD detection unit 14 determines that “the second instrument transformer 3 2 has failed” (Step S1). S14).
If the first and second differences Δ 1 and Δ 2 are not in the range of not less than −0.1 v and not more than 0.1 v, the failure PD detection unit 14 indicates that “the first and second instrument transformers 3 1 , 3 2 have both failed ", a failure PD detection result signal indicating that is output to the display unit 16, and this is displayed on the display device 20 (step S15).

故障PD検出部14は、ステップS13で「第1の計器用変圧器31が故障した」と判定すると、その旨を示す故障PD検出結果信号を故障相検出部15および表示部16に出力する。 Failure PD detection unit 14 determines that the "first voltage transformer 3 1 fails" in step S13, and outputs a fault PD detection result signal indicating that the failure phase detection unit 15 and the display unit 16 .

この故障PD検出結果信号を受け取った故障相検出部15は、1サイクル前U相、V相およびW相ピークピーク電圧Up-p,Vp-p,Wp-pをVp-p検出部13から読み出すとともに、第1のU相、V相およびW相瞬時電圧U1,V1,W1と第2のU相、V相およびW相瞬時電圧U2,V2,W2との差の絶対値を取ってU相、V相およびW相瞬時電圧差ΔU,ΔV,ΔWを求め、求めたU相、V相およびW相瞬時電圧差ΔU,ΔV,ΔWを1サイクル前U相、V相およびW相ピークピーク電圧Up-p,Vp-p,Wp-pでそれぞれ割った値が0.1以上であるか否かを調べる。 The failure phase detection unit 15 that has received this failure PD detection result signal reads the U-phase, V-phase, and W-phase peak peak voltages U pp , V pp , and W pp one cycle before from the V pp detection unit 13, and first The absolute value of the difference between the U-phase, V-phase and W-phase instantaneous voltages U 1 , V 1 and W 1 and the second U-phase, V-phase and W-phase instantaneous voltages U 2 , V 2 and W 2 U phase, V phase, and W phase instantaneous voltage differences ΔU, ΔV, ΔW are obtained, and the U phase, V phase, and W phase instantaneous voltage differences ΔU, ΔV, ΔW are determined as one cycle before the U phase, V phase, and W phase peaks. It is checked whether the values divided by the peak voltages U pp , V pp , and W pp are 0.1 or more.

その結果、U相瞬時電圧差ΔUを1サイクル前U相ピークピーク電圧Up-pで割った値のみが0.1以上である(ΔU/Up-p≧0.1、かつ、ΔV/Vp-p,ΔW/Wp-p<0.1)と、故障相検出部15は、「第1の計器用変圧器31のU相が故障した」と判定して、その旨を示す故障相判定結果信号を表示部16に出力して、その旨を表示装置20に表示させる(図3のステップS21,S22)。
V相瞬時電圧差ΔVを1サイクル前V相ピークピーク電圧Vp-pで割った値のみが0.1以上である(ΔV/Vp-p≧0.1、かつ、ΔU/Up-p,ΔW/Wp-p<0.1)と、故障相検出部15は、「第1の計器用変圧器31のV相が故障した」と判定して、その旨を示す故障相判定結果信号を表示部16に出力して、その旨を表示装置20に表示させる(ステップS23,S24)。
W相瞬時電圧差ΔWを1サイクル前W相ピークピーク電圧Wp-pで割った値のみが0.1以上である(ΔW/Wp-p≧0.1、かつ、ΔV/Vp-p,ΔU/Up-p<0.1)と、故障相検出部15は、「第1の計器用変圧器31のW相が故障した」と判定して、その旨を示す故障相判定結果信号を表示部16に出力して、その旨を表示装置20に表示させる(ステップS25,S26)。
U相、V相およびW相瞬時電圧差ΔU,ΔV,ΔWを1サイクル前U相、V相およびW相ピークピーク電圧Up-p,Vp-p,Wp-pでそれぞれ割った値がすべて0.1以上でない(ΔU/Up-p,ΔV/Vp-p,ΔW/Wp-p<0.1)と、故障相検出部15は、「第1の計器用変圧器31の零相が故障した」と判定して、その旨を示す故障相判定結果信号を表示部16に出力して、その旨を表示装置20に表示させる(ステップS27,S28)。
As a result, only the value obtained by dividing the U-phase instantaneous voltage difference ΔU by the U-phase peak peak voltage U pp one cycle before is 0.1 or more (ΔU / U pp ≧ 0.1 and ΔV / V pp , ΔW / W pp <0.1), the failure phase detection unit 15 determines that the U phase of the first instrument transformer 31 has failed, and displays a failure phase determination result signal indicating that fact. It outputs to the part 16 and displays that on the display apparatus 20 (step S21, S22 of FIG. 3).
Only the value obtained by dividing the V-phase instantaneous voltage difference ΔV by the V-phase peak-peak voltage V pp one cycle before is 0.1 or more (ΔV / V pp ≧ 0.1, and ΔU / U pp , ΔW / W pp <0.1), the failure phase detection unit 15 determines that “the V phase of the first instrument transformer 31 has failed”, and displays a failure phase determination result signal indicating that fact on the display unit 16. The information is output and displayed on the display device 20 (steps S23 and S24).
Only the value obtained by dividing the W phase instantaneous voltage difference ΔW by the W phase peak peak voltage W pp one cycle before is 0.1 or more (ΔW / W pp ≧ 0.1, and ΔV / V pp , ΔU / U pp <0.1), the failure phase detection unit 15 determines that the W phase of the first instrument transformer 31 has failed, and displays a failure phase determination result signal indicating that fact on the display unit 16. The information is output and displayed on the display device 20 (steps S25 and S26).
All values obtained by dividing the U-phase, V-phase, and W-phase instantaneous voltage differences ΔU, ΔV, ΔW by the U-phase, V-phase, and W-phase peak-peak voltages U pp , V pp , W pp one cycle before are all 0.1 or more If not (ΔU / U pp , ΔV / V pp , ΔW / W pp <0.1), the failure phase detector 15 determines that “the zero phase of the first instrument transformer 31 has failed”. Then, a failure phase determination result signal indicating that fact is output to the display unit 16 and the fact is displayed on the display device 20 (steps S27 and S28).

同様に、故障PD検出部14は、ステップS13で「第2の計器用変圧器32が故障した」と判定すると、その旨を示す故障PD検出結果信号を故障相検出部15および表示部16に出力する。 Similarly, the failure PD detection unit 14 determines that the "second instrument transformer 3 2 fails" in step S13, the failure phase detecting unit 15 and a display unit 16 failure PD detection result signal indicating Output to.

この故障PD検出結果信号を受け取った故障相検出部15は、1サイクル前U相、V相およびW相ピークピーク電圧Up-p,Vp-p,Wp-pをVp-p検出部13から読み出すとともに、第1のU相、V相およびW相瞬時電圧U1,V1,W1と第2のU相、V相およびW相瞬時電圧U2,V2,W2との差の絶対値を取ってU相、V相およびW相瞬時電圧差ΔU,ΔV,ΔWを求め、求めたU相、V相およびW相瞬時電圧差ΔU,ΔV,ΔWを1サイクル前U相、V相およびW相ピークピーク電圧Up-p,Vp-p,Wp-pでそれぞれ割った値が0.1以上であるか否かを調べる。 The failure phase detection unit 15 that has received this failure PD detection result signal reads the U-phase, V-phase, and W-phase peak peak voltages U pp , V pp , and W pp one cycle before from the V pp detection unit 13, and first The absolute value of the difference between the U-phase, V-phase and W-phase instantaneous voltages U 1 , V 1 and W 1 and the second U-phase, V-phase and W-phase instantaneous voltages U 2 , V 2 and W 2 U phase, V phase, and W phase instantaneous voltage differences ΔU, ΔV, ΔW are obtained, and the U phase, V phase, and W phase instantaneous voltage differences ΔU, ΔV, ΔW are determined as one cycle before the U phase, V phase, and W phase peaks. It is checked whether the values divided by the peak voltages U pp , V pp , and W pp are 0.1 or more.

その結果、U相瞬時電圧差ΔUを1サイクル前U相ピークピーク電圧Up-pで割った値のみが0.1以上である(ΔU/Up-p≧0.1、かつ、ΔV/Vp-p,ΔW/Wp-p<0.1)と、故障相検出部15は、「第2の計器用変圧器32のU相が故障した」と判定して、その旨を示す故障相判定結果信号を表示部16に出力して、その旨を表示装置20に表示させる(図4のステップS31,S32)。
V相瞬時電圧差ΔVを1サイクル前V相ピークピーク電圧Vp-pで割った値のみが0.1以上である(ΔV/Vp-p≧0.1、かつ、ΔU/Up-p,ΔW/Wp-p<0.1)と、故障相検出部15は、「第2の計器用変圧器32のV相が故障した」と判定して、その旨を示す故障相判定結果信号を表示部16に出力して、その旨を表示装置20に表示させる(ステップS33,S34)。
W相瞬時電圧差ΔWを1サイクル前W相ピークピーク電圧Wp-pで割った値のみが0.1以上である(ΔW/Wp-p≧0.1、かつ、ΔV/Vp-p,ΔU/Up-p<0.1)と、故障相検出部15は、「第2の計器用変圧器32のW相が故障した」と判定して、その旨を示す故障相判定結果信号を表示部16に出力して、その旨を表示装置20に表示させる(ステップS35,S36)。
U相、V相およびW相瞬時電圧差ΔU,ΔV,ΔWを1サイクル前U相、V相およびW相ピークピーク電圧Up-p,Vp-p,Wp-pでそれぞれ割った値がすべて0.1以上でない(ΔU/Up-p,ΔV/Vp-p,ΔW/Wp-p<0.1)と、故障相検出部15は、「第2の計器用変圧器32の零相が故障した」と判定して、その旨を示す故障相判定結果信号を表示部16に出力して、その旨を表示装置20に表示させる(ステップS37,S38)。
As a result, only the value obtained by dividing the U-phase instantaneous voltage difference ΔU by the U-phase peak peak voltage U pp one cycle before is 0.1 or more (ΔU / U pp ≧ 0.1 and ΔV / V pp , ΔW / W pp <0.1), the failure phase detector 15 determines that “the U phase of the second instrument transformer 32 has failed” and displays a failure phase determination result signal indicating that fact. It outputs to the part 16 and displays that on the display apparatus 20 (step S31, S32 of FIG. 4).
Only the value obtained by dividing the V-phase instantaneous voltage difference ΔV by the V-phase peak-peak voltage V pp one cycle before is 0.1 or more (ΔV / V pp ≧ 0.1, and ΔU / U pp , ΔW / W pp <0.1), the failure phase detection unit 15 determines that “the V phase of the second instrument transformer 32 has failed”, and displays a failure phase determination result signal indicating that fact on the display unit 16. The information is output and displayed on the display device 20 (steps S33 and S34).
Only the value obtained by dividing the W phase instantaneous voltage difference ΔW by the W phase peak peak voltage W pp one cycle before is 0.1 or more (ΔW / W pp ≧ 0.1, and ΔV / V pp , ΔU / U pp <0.1), the failure phase detection unit 15 determines that “the W phase of the second instrument transformer 32 has failed”, and displays a failure phase determination result signal indicating the fact on the display unit 16. The information is output and displayed on the display device 20 (steps S35 and S36).
All values obtained by dividing the U-phase, V-phase, and W-phase instantaneous voltage differences ΔU, ΔV, ΔW by the U-phase, V-phase, and W-phase peak-peak voltages U pp , V pp , W pp one cycle before are all 0.1 or more If not (ΔU / U pp , ΔV / V pp , ΔW / W pp <0.1), the failure phase detector 15 determines that “the zero phase of the second instrument transformer 32 has failed”. Then, a failure phase determination result signal indicating that fact is output to the display unit 16 and the fact is displayed on the display device 20 (steps S37 and S38).

以上の説明では、故障相検出装置10は、2重母線を構成する甲母線および乙母線にそれぞれ設置された第1および第2の計器用変圧器31,32のいずれか一方の1相が故障したときの故障相を検出したが、以下に示すような応用も可能である。
(1)6.6kV母線で2CB方式の場合に、第1および第2の配変2次遮断器が共に投入されていることを条件に、第1および第2の配変2次遮断器にそれぞれ接続された第1および第2の母線にそれぞれ設置された第1および第2の接地変圧器(GPT)のいずれか一方の1相が故障したときの故障相を検出する。
(2)6.6kVまたは22kV電力系統において第1および第2の母線が母線連絡遮断器を介して接続されている場合に、母線連絡遮断器が投入されていることを条件に、第1および第2の母線にそれぞれ設置された第1および第2の接地変圧器のいずれか一方の1相が故障したときの故障相を検出する。
In the above description, the fault phase detection device 10 is one phase of either one of the first and second instrument transformers 3 1 and 3 2 installed on the former bus and the second bus constituting the double bus. Although the failure phase at the time of failure is detected, the following applications are also possible.
(1) In the case of a 2CB system with a 6.6 kV bus, the first and second subordinate secondary circuit breakers are provided on condition that both the first and second subordinate secondary circuit breakers are turned on. A failure phase is detected when one of the first and second grounding transformers (GPT) installed in the first and second buses connected to each other fails.
(2) In the 6.6 kV or 22 kV power system, when the first and second buses are connected via a bus bar breaker, the first and A failure phase is detected when one phase of either one of the first and second grounding transformers respectively installed on the second bus bar fails.

1 母線連絡遮断器
1,22 第1および第2の母線連絡線路開閉器
1,32 第1および第2の計器用変圧器
10 故障相検出装置
11 入力変換器
12 アナログ入力部
13 Vp-p電圧検出部
14 故障PD検出部
15 故障相検出部
16 表示部
20 表示装置
1,V1,W1,Z1 第1のU相、V相、W相および零相瞬時電圧
2,V2,W2,Z2 第2のU相、V相、W相および零相瞬時電圧
p-p,Vp-p,Wp-p 1サイクル前U相、V相およびW相ピークピーク電圧
1p-p,V1p-p,W1p-p 第1のU相、V相およびW相ピークピーク電圧
2p-p,V2p-p,W2p-p 第2のU相、V相およびW相ピークピーク電圧
CB 母線連絡遮断器状態信号
LS1,SLS2 第1および第2の母線連絡線路開閉器状態信号
ΔU,ΔV,ΔW U相、V相およびW相瞬時電圧差
Δ1,Δ2 第1および第2の差
DESCRIPTION OF SYMBOLS 1 Bus line breaker 2 1 , 2 2 1st and 2nd bus line connection line switch 3 1 , 3 2 1st and 2nd instrument transformer 10 Fault phase detector 11 Input converter 12 Analog input part 13 V pp voltage detection unit 14 Fault PD detection unit 15 Fault phase detection unit 16 Display unit 20 Display devices U 1 , V 1 , W 1 , Z 1 First U phase, V phase, W phase and zero phase instantaneous voltage U 2 , V 2 , W 2 , Z 2 Second U phase, V phase, W phase and zero phase instantaneous voltage U pp , V pp , W pp 1 cycle before U phase, V phase and W phase peak peak voltage U 1p− p , V 1p-p , W 1p-p first U phase, V phase and W phase peak peak voltage U 2p-p , V 2p-p , W 2p-p second U phase, V phase and W phase Peak peak voltage S CB bus bar breaker status signal S LS1 , S LS2 first and second bus bar line switch state signal ΔU, ΔV, ΔW U phase, V phase and W phase instantaneous voltage difference Δ 1 , Δ 2 first and second difference

Claims (4)

第1および第2の母線にそれぞれ設置された第1および第2の計器用変圧器(31,32)のいずれか一方の1相が故障したときの故障相を検出するための計器用変圧器故障相検出装置(10)であって、
前記第1の計器用変圧器から出力される第1のU相、V相およびW相瞬時電圧(U1,V1,W1)と該第1の計器用変圧器から出力される第1の零相瞬時電圧(Z1)とに基づいて該第1の計器用変圧器の故障を検出するとともに、前記第2の計器用変圧器から出力される第2のU相、V相およびW相瞬時電圧(U2,V2,W2)と該第2の計器用変圧器から出力される第2の零相瞬時電圧(Z2)とに基づいて該第2の計器用変圧器の故障を検出するための計器用変圧器故障検出手段(14)と、
該計器用変圧器故障検出手段によって前記第1および第2の計器用変圧器のいずれか一方の故障が検出されると、前記第1および第2のU相、V相およびW相瞬時電圧の差の絶対値を取ってU相、V相およびW相瞬時電圧差(ΔU,ΔV,ΔW)を求め、求めた該U相、V相およびW相瞬時電圧差を1サイクル前U相、V相およびW相ピークピーク電圧(Up-p,Vp-p,Wp-p)でそれぞれ割った値が所定値以上になった相を故障相と判定するとともに、該割った値がいずれも該所定値よりも小さい場合には零相を故障相と判定するための故障相検出手段(15)と、
を具備することを特徴とする、計器用変圧器故障相検出装置。
For an instrument for detecting a failure phase when one of the first and second instrument transformers (3 1 , 3 2 ) installed on the first and second buses, respectively, fails A transformer fault phase detector (10), comprising:
First U-phase, V-phase and W-phase instantaneous voltages (U 1 , V 1 , W 1 ) output from the first instrument transformer and a first output from the first instrument transformer. And the second U-phase, V-phase and W output from the second instrument transformer, while detecting a failure of the first instrument transformer based on the zero-phase instantaneous voltage (Z 1 ) Based on the phase instantaneous voltage (U 2 , V 2 , W 2 ) and the second zero-phase instantaneous voltage (Z 2 ) output from the second instrument transformer, the second instrument transformer Instrument transformer fault detection means (14) for detecting faults;
When the failure of one of the first and second instrument transformers is detected by the instrument transformer failure detection means, the first and second U-phase, V-phase and W-phase instantaneous voltages are detected. The absolute value of the difference is taken to determine the U-phase, V-phase, and W-phase instantaneous voltage differences (ΔU, ΔV, ΔW), and the U-phase, V-phase, and W-phase instantaneous voltage differences obtained are The phase in which the value divided by the phase and the W-phase peak peak voltage (U pp , V pp , W pp ) is greater than or equal to a predetermined value is determined as a failure phase, and both the divided values are higher than the predetermined value. A failure phase detection means (15) for determining that the zero phase is a failure phase if small,
An instrument transformer fault phase detection device comprising:
前記第1および第2の母線が2重母線を構成し、
前記計器用変圧器故障検出手段が、前記第1および第2の母線を連絡する母線連絡遮断器(1)から入力される母線連絡遮断器状態信号(SCB)が該母線連絡遮断器の投入を示し、かつ、前記第1および第2の母線を連絡する第1および第2の母線連絡線路開閉器(21,22)から入力される第1および第2の母線連絡線路開閉器状態信号(SLS1,SLS2)が該第1および第2の母線連絡線路開閉器の投入を示している場合にのみ、前記第1および第2の計器用変圧器の故障を検出する、
ことを特徴とする、請求項1記載の計器用変圧器故障相検出装置。
The first and second buses constitute a double bus;
The instrument transformer failure detection means is connected to the busbar breaker state signal (S CB ) input from the busbar breaker (1) that connects the first and second busbars. And the first and second bus connection line switch states inputted from the first and second bus connection line switches (2 1 , 2 2 ) communicating the first and second buses A failure of the first and second instrument transformers is detected only when a signal (S LS1 , S LS2 ) indicates the input of the first and second busbar connection line switches;
The instrument transformer fault phase detection device according to claim 1, wherein:
前記第1のU相、V相およびW相瞬時電圧に基づいて第1のU相、V相およびW相ピークピーク電圧(U1p-p,V1p-p,W1p-p)を1サイクルごとに求めるとともに、前記第2のU相、V相およびW相瞬時電圧に基づいて第2のU相、V相およびW相ピークピーク電圧(U2p-p,V2p-p,W2p-p)を1サイクルごとに求め、求めた該第1および第2のU相、V相およびW相ピークピーク電圧を1サイクルごとに比較して、該第1および第2のU相、V相およびW相ピークピーク電圧のうち大きい方を前記1サイクル前U相、V相およびW相ピークピーク電圧として記憶するためのピークピーク電圧検出手段(13)をさらに具備することを特徴とする、請求項1または2記載の計器用変圧器故障相検出装置。 One cycle of the first U-phase, V-phase, and W-phase peak-peak voltages (U 1p-p , V 1p-p , W 1p-p ) based on the first U-phase, V-phase, and W-phase instantaneous voltages And the second U-phase, V-phase, and W-phase peak peak voltages (U 2p-p , V 2p-p , W 2p-) based on the second U-phase, V-phase, and W-phase instantaneous voltages. p ) is determined for each cycle, and the determined first and second U phase, V phase, and W phase peak-to-peak voltages are compared for each cycle to determine the first and second U phase, V phase And a peak-to-peak voltage detecting means (13) for storing the larger one of the W-phase peak-to-peak voltage as the U-phase, V-phase, and W-phase peak-to-peak voltages one cycle before the cycle. Item 3. The instrument transformer fault phase detector according to Item 1 or 2. 前記計器用変圧器故障検出手段による前記第1および第2の計器用変圧器の故障検出結果および前記故障相検出手段による故障相判定結果を表示装置(20)に表示させるための表示手段をさらに具備することを特徴とする、請求項1乃至3いずれかに記載の計器用変圧器故障相検出装置。   Display means for causing the display device (20) to display the failure detection results of the first and second instrument transformers by the instrument transformer failure detection means and the failure phase determination results by the failure phase detection means. The instrument transformer phase detector according to any one of claims 1 to 3, further comprising:
JP2012205616A 2012-09-19 2012-09-19 Instrument transformer faulty phase detection apparatus Pending JP2014060891A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2012205616A JP2014060891A (en) 2012-09-19 2012-09-19 Instrument transformer faulty phase detection apparatus

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2012205616A JP2014060891A (en) 2012-09-19 2012-09-19 Instrument transformer faulty phase detection apparatus

Publications (1)

Publication Number Publication Date
JP2014060891A true JP2014060891A (en) 2014-04-03

Family

ID=50616843

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2012205616A Pending JP2014060891A (en) 2012-09-19 2012-09-19 Instrument transformer faulty phase detection apparatus

Country Status (1)

Country Link
JP (1) JP2014060891A (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104659739A (en) * 2015-02-06 2015-05-27 广东南冠电气有限公司 Circuit breaker with neutral line fault default phase protection function
KR20180002753A (en) * 2015-06-11 2018-01-08 미쓰비시덴키 가부시키가이샤 Ground fault overvoltage relay device
KR102510106B1 (en) * 2021-10-27 2023-03-14 (주)아이티공간 Predictive maintenance method of equipment using three-phase longitudinal peak
WO2023075279A1 (en) * 2021-10-27 2023-05-04 주식회사 아이티공간 Method for predictive maintenance of equipment using three-phase longitudinal peak

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104659739A (en) * 2015-02-06 2015-05-27 广东南冠电气有限公司 Circuit breaker with neutral line fault default phase protection function
KR20180002753A (en) * 2015-06-11 2018-01-08 미쓰비시덴키 가부시키가이샤 Ground fault overvoltage relay device
KR102021813B1 (en) 2015-06-11 2019-09-17 미쓰비시덴키 가부시키가이샤 Ground fault overvoltage relay
KR102510106B1 (en) * 2021-10-27 2023-03-14 (주)아이티공간 Predictive maintenance method of equipment using three-phase longitudinal peak
WO2023075279A1 (en) * 2021-10-27 2023-05-04 주식회사 아이티공간 Method for predictive maintenance of equipment using three-phase longitudinal peak
WO2023075174A1 (en) * 2021-10-27 2023-05-04 주식회사 아이티공간 Method for predictive maintenance of equipment using three-phase longitudinal peak

Similar Documents

Publication Publication Date Title
JP6799068B2 (en) Systems and methods for detecting turn-to-turn failures of windings
WO2014027571A1 (en) Digital protection relay, digital protection relay test device, and method for testing digital protection relay
JP2014060891A (en) Instrument transformer faulty phase detection apparatus
JP2015523847A (en) Prevention of reverse current failure in solar panels
US11177647B2 (en) Ground fault detector and power conditioner with input-side ground fault detection
US9425615B2 (en) Inrush current suppression apparatus
JP5638729B1 (en) Anomaly diagnosis device for current transformer for Rogowski instrument
JP5518926B2 (en) Distribution automation system
JP4994140B2 (en) Ratio differential relay and ratio differential relay malfunction prevention method
JP2011147317A (en) Monitoring device of ac motor
KR101490770B1 (en) Ground fault detecting apparatus
US9606169B2 (en) Protection apparatus and method of verifying operation thereof
JP2016125935A (en) Phase discrimination support device of ac three phase electric path, and phase discrimination device, and method
KR20190110411A (en) Out of order discrimination apparatus and protective relay apparatus
JP2012141232A (en) Detection system for secondary-side ground fault of distribution transformer
JP2019507573A (en) Improvements in or related to power systems
JP2009198442A (en) Voltage abnormality detection device and voltage protection relay device
JP5646544B2 (en) Apparatus and method for detecting abnormality in electric circuit
JP2016189689A (en) Motor drive device
KR20160141573A (en) Realy failure dectection apparatus of redundancy system
WO2018158942A1 (en) Branching unit for bus duct
KR101614255B1 (en) Monitoring device of current flow with multiple feeder and switch board equipped with the same
JP6548449B2 (en) Operation test system of protective relay device
JP2007003329A (en) Insulation monitor
CN103117590A (en) Uninterruptible power power-supply system provided with simplified voltage detector circuit