JP2014022480A - Lead frame, bga substrate, semiconductor device and manufacturing method thereof - Google Patents

Lead frame, bga substrate, semiconductor device and manufacturing method thereof Download PDF

Info

Publication number
JP2014022480A
JP2014022480A JP2012158230A JP2012158230A JP2014022480A JP 2014022480 A JP2014022480 A JP 2014022480A JP 2012158230 A JP2012158230 A JP 2012158230A JP 2012158230 A JP2012158230 A JP 2012158230A JP 2014022480 A JP2014022480 A JP 2014022480A
Authority
JP
Japan
Prior art keywords
bonding
semiconductor element
bga substrate
external
lead frame
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2012158230A
Other languages
Japanese (ja)
Inventor
Naoya Nishiura
直哉 西浦
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to JP2012158230A priority Critical patent/JP2014022480A/en
Publication of JP2014022480A publication Critical patent/JP2014022480A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92Specific sequence of method steps
    • H01L2224/922Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
    • H01L2224/9222Sequential connecting processes
    • H01L2224/92242Sequential connecting processes the first connecting process involving a layer connector
    • H01L2224/92247Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector

Landscapes

  • Lead Frames For Integrated Circuits (AREA)

Abstract

PROBLEM TO BE SOLVED: To provide effective means for preventing an external connecting terminal surface of a lead frame or a BGA substrate from being contaminated in conveyance between semiconductor device manufacturing processes or in a process (cure process) exposed under high temperature, and means for improving quality of connection between an external connecting terminal and a bonding conductor by bringing a bonding surface of an external bonding terminal with the bonding conductor into a clean state when connecting a semiconductor element and the external connecting terminal via the bonding conductor such as a metal wire in a wire bond process or the like.SOLUTION: A surface of an external connecting terminal 2 of a lead frame or a BGA substrate to which a bonding conductor such as a metal wire should be electrically bonded is protected from an external atmosphere that causes contamination of the bonding surface, by providing a film sheet 1 comprised of at least one layer. Before a process for connecting a semiconductor element and the external connecting terminal via the bonding conductor such as the metal wire in a wire bond process or the like, the film sheet 1 is exfoliated and removed.

Description

本発明は、半導体装置のリードフレーム、BGA基板の構造と半導体装置の製造工程に関するものである。
The present invention relates to a lead frame of a semiconductor device, a structure of a BGA substrate, and a manufacturing process of the semiconductor device.

半導体素子と金属ワイヤー等の接続導体によって電気的に接続されるリードフレームやBGA基板の外部接続端子(インナーリード)の金属表面は、金属ワイヤー等の接続導体との接合品質を確保するために何層にもメッキが施されているのが常態である。   What is the metal surface of the lead frame and the external connection terminal (inner lead) of the BGA board that is electrically connected to the semiconductor element by a connection conductor such as a metal wire to ensure the bonding quality with the connection conductor such as a metal wire? It is normal that the layers are also plated.

ところが、近年、コストダウンのためのメッキ厚の薄化やメッキ構造の簡略化などが行われ、その結果、工程間の搬送時や高温にさらされる工程(キュアー工程)などで、外部接続端子金属表面の酸化汚染が起きやすくなり、金属ワイヤー等の接続導体との接合品質が悪化する問題が生じている。   However, in recent years, the thickness of the plating has been reduced and the plating structure has been simplified in order to reduce costs. As a result, the external connection terminal metal has been used during transportation between processes and in processes exposed to high temperatures (curing process). Oxidation contamination of the surface is likely to occur, and there has been a problem that the quality of bonding with a connection conductor such as a metal wire is deteriorated.

また、キュアー工程で半導体素子固定のためのエポキシ樹脂等が硬化する際発生するアウトガスが外部接続端子金属表面を汚染することが知られている。アウトガスの付着状態は物性的に複雑であり、効果的な除去は難しく、接合の大きな阻害要因となっていた。   Further, it is known that outgas generated when an epoxy resin or the like for fixing a semiconductor element is cured in a curing process contaminates the external connection terminal metal surface. The adhesion state of the outgas is complicated in terms of physical properties, and it is difficult to remove it effectively, which has been a major obstacle to bonding.

これまで、外部接続端子のエポキシ樹脂のアウトガス等による汚染から保護する手段としては、高価な還元ガスを用いて工程間を搬送するか、適宜、酸化還元炉に入れて酸化還元するか、プラズマ洗浄するかの選択があった。しかし、いずれの方法も、費用的、時間的に効率が悪く、コストダウンを目的とした場合は、採用しがたい方法であった。   Up to now, as a means to protect the external connection terminal from contamination by the epoxy resin outgas, etc., it is transported between processes using an expensive reducing gas, or is appropriately put into a redox furnace and oxidized or reduced, or plasma cleaning. There was a choice to do. However, both methods are inefficient in terms of cost and time, and are difficult to adopt for the purpose of cost reduction.

コストダウンによって表面汚染への耐性が低下した外部接続端子において、簡単至便に外部接続端子を汚染から保護する有効な手段が求められていた。   For external connection terminals whose resistance to surface contamination has been reduced due to cost reduction, there has been a demand for an effective means for easily and conveniently protecting the external connection terminals from contamination.

特開2010153825号公報JP 2010153825 A

本発明は半導体装置のリードフレームおよびBGA基板、および半導体装置の製造方法に関するものである。
The present invention relates to a lead frame and a BGA substrate of a semiconductor device, and a method for manufacturing the semiconductor device.

半導体装置製造工程間の搬送時や高温にさらされる工程(キュアー工程)などで生じる外部接続端子金属表面の汚染を防止する有効な手段を提供し、半導体装置のコストダウンを品質を落とすことなく可能とすることにある。 Provides effective means to prevent contamination of the external connection terminal metal surface that occurs during transportation between semiconductor device manufacturing processes and processes exposed to high temperatures (curing process), enabling cost reduction of semiconductor devices without sacrificing quality It is to do.

本発明の第1の手段は、半導体素子のパッド電極と金属ワイヤー等の接合導体によって接続される外部接続端子(インナーリード)の該金属接合面が少なくとも一層からなるフィルムシートを具備し、該フィルムシートによって外部雰囲気から保護されていることを特徴とする。   The first means of the present invention comprises a film sheet comprising at least one layer of the metal joint surface of an external connection terminal (inner lead) connected to a pad electrode of a semiconductor element by a joint conductor such as a metal wire, The sheet is protected from the external atmosphere by a sheet.

本発明の第2の手段は、半導体素子をエポキシ樹脂やダイアタッチフィルム等でダイボンディングするダイボンド工程の後の工程で、半導体素子の電極パッド表面と該電極パッドと接合導体で電気的に接続される外部接続端子の該金属接合面の両方あるいはどちらか一方に少なくとも一層からなるフィルムシートを密着貼付する工程をもつことを特徴とする。   The second means of the present invention is a step after the die bonding step in which the semiconductor element is die-bonded with an epoxy resin, a die attach film or the like, and is electrically connected to the surface of the electrode pad of the semiconductor element with the electrode pad and the bonding conductor. And a step of sticking and adhering at least one film sheet to both or one of the metal joint surfaces of the external connection terminal.

本発明の第3の手段は、外部接合端子に密着貼付された少なくとも一層からなるフィルムシートを金属ワイヤー等の接合導体で半導体素子と外部接続端子を接続するワイヤボンディング等の工程の前に剥離撤去する工程を設けた半導体装置の製造工程であることを特徴とする。剥離撤去の方法は機械的に剥がすあるいはUV照射等を用いて剥離を容易にする等いろいろ考えられるが、ここでは詳細を論じない。
According to the third means of the present invention, the film sheet consisting of at least one layer adhered and adhered to the external joining terminal is peeled and removed before a step such as wire bonding for connecting the semiconductor element and the external connection terminal with a joining conductor such as a metal wire. It is the manufacturing process of the semiconductor device which provided the process to perform. There are various methods for peeling and removing such as mechanical peeling or easy peeling using UV irradiation, but details are not discussed here.

半導体素子のパッド電極と金属ワイヤー等の接合導体によって接続される外部接続端子(インナーリード)の接合面が少なくとも一層からなるフィルムシートによって保護されていることで、該接合面は外部からの汚染、たとえば搬送時の外気との接触による酸化あるいはキュアー工程でのエポキシ樹脂が硬化する際に発生するアウトガスによる汚染等から保護される。   The bonding surface of the external connection terminal (inner lead) connected by the bonding conductor such as the pad electrode of the semiconductor element and the metal wire is protected by a film sheet composed of at least one layer, the bonding surface is contaminated from the outside, For example, it is protected from oxidation due to contact with outside air during transportation or contamination due to outgas generated when the epoxy resin is cured in the curing process.

また、半導体素子をエポキシ樹脂やダイアタッチフィルム等でダイボンディングするダイボンド工程の後の工程で、半導体素子の少なくとも電極パッド表面および該電極パッドと接合導体で電気的に接続される外部接続端子の該接合面に少なくとも一層からなるフィルムシートを貼り付けることで、外部接続端子表面および半導体素子の電極パッドをキュアー工程でのエポキシ樹脂が硬化する際に発生するアウトガスによる汚染から保護することができる。 Further, in a step after the die bonding step in which the semiconductor element is die-bonded with an epoxy resin, a die attach film, or the like, at least the electrode pad surface of the semiconductor element and the external connection terminal electrically connected to the electrode pad with a bonding conductor By sticking a film sheet consisting of at least one layer on the bonding surface, the surface of the external connection terminal and the electrode pad of the semiconductor element can be protected from contamination by the outgas generated when the epoxy resin is cured in the curing process.

該フィルムシートは金属ワイヤー等の接合導体で半導体素子と外部接続端子を接続するワイヤボンディング等の工程の前に設けられた工程で剥離撤去される。その際、外部接続端子表面は、汚染のない清浄な金属面であるのでワイヤボンディング等の工程での金属ワイヤー等の接合導体との接合において良好な接合品質を得ることができる。   The film sheet is peeled and removed in a process provided before a process such as wire bonding for connecting a semiconductor element and an external connection terminal with a bonding conductor such as a metal wire. At this time, since the surface of the external connection terminal is a clean metal surface free from contamination, good bonding quality can be obtained in bonding with a bonding conductor such as a metal wire in a process such as wire bonding.

本発明により、外部接続端子の酸化やアウトガス汚染を簡単至便に防止することで、コストダウンを目的とするメッキレスやメッキ構造の薄化を図ったリードフレームやBGA基板においても充分な接合品質を得ることができるようになる。
According to the present invention, it is possible to easily prevent oxidization and outgas contamination of the external connection terminals, thereby obtaining sufficient bonding quality even in a lead frame and a BGA substrate with a reduced plating structure and a reduced plating structure for the purpose of cost reduction. Will be able to.

図1はフィルムテープを密着貼付した外部接合端子の構造を示した説明図である。(実施例1)FIG. 1 is an explanatory view showing the structure of an external junction terminal to which a film tape is adhered and pasted. Example 1

図2は図1にダイボンド工程で半導体素子をエポキシ樹脂あるいはダイアタッチフィルム(DAF)等の固定材でダイボンドしたときの構造を示した説明図である。FIG. 2 is an explanatory view showing the structure when the semiconductor element is die-bonded with a fixing material such as an epoxy resin or a die attach film (DAF) in FIG. 1 in the die-bonding step.

図3はダイボンド工程の後の工程で、電極パッド表面および該電極パッドと接合導体で電気的に接続される外部接続端子の該接合面にフィルムシートを密着貼付した状態を示す説明図である。(実施例2)FIG. 3 is an explanatory view showing a state in which a film sheet is adhered and adhered to the surface of the electrode pad and the joint surface of the external connection terminal electrically connected to the electrode pad by a joint conductor in a step after the die bonding step. (Example 2)

図4は剥離撤去の工程でフィルムシートが剥離撤去され、ワイヤボンディング等の工程で半導体素子の電極パッドと外部接続端子が金属ワイヤー等の接合導体で接続した状態を示す説明図である。FIG. 4 is an explanatory view showing a state in which the film sheet is peeled and removed in the step of peeling and removing, and the electrode pads of the semiconductor element and the external connection terminals are connected by a bonding conductor such as a metal wire in the step of wire bonding and the like.

符号の説明
1 フィルムシート
2 外部接続端子(インナーリード)
3 ダイパッド
4 エポキシ樹脂あるいはダイアタッチフィルム(DAF)等の固定材
5 半導体素子
6 半導体素子パッド電極
7 接合導体
8 接合導体と外部接続端子との接合面
Explanation of symbols
1 Film sheet
2 External connection terminal (inner lead)
3 Die pad
4 Fixing material such as epoxy resin or die attach film (DAF)
5 Semiconductor elements
6 Semiconductor device pad electrode
7 Junction conductor
8 Joint surface between the joint conductor and external connection terminal

本発明の実施の形態を図1、図2、図3、図4で説明する。なおこれらの実施の形態は本発明の一実施例に過ぎず、本発明はこれら実施の形態に限定されるものではない。
Embodiments of the present invention will be described with reference to FIGS. 1, 2, 3, and 4. These embodiments are merely examples of the present invention, and the present invention is not limited to these embodiments.

図1は、本発明によるリードフレームあるいはBGA基板の構造を示している。外部接続端子(インナーリード)2の金属ワイヤー等半導体素子と電気的に接合されるべき面はフィルムシート1と密接し、外部の雰囲気から保護されている。そして半導体素子がエポキシ樹脂やダイアタッチフィルムなどでダイボンディングされ固定されるべきダイパッド3はフィルムシート1は設けられず、保護されていない。半導体素子はエポキシ樹脂やダイアタッチフィルム(DAF)などの固定材によってダイボンドパッド面と直接固定されなければならないからである。このフィルムシートを設けない部分は、あらかじめ半導体素子ダイボンド用の穴をフィルムシートに設けてリードフレームあるいはBGA基板に該フィルムシートを密着貼付させる方法と、ダイボンド工程の前に半導体素子ダイボンド用の部分を除去する工程を設けて除去する方法が考えられるが、どちらでもかまわない。   FIG. 1 shows the structure of a lead frame or BGA substrate according to the present invention. A surface of the external connection terminal (inner lead) 2 to be electrically connected to a semiconductor element such as a metal wire is in close contact with the film sheet 1 and is protected from the external atmosphere. The die pad 3 to which the semiconductor element is to be die-bonded and fixed with an epoxy resin or a die attach film is not provided with the film sheet 1 and is not protected. This is because the semiconductor element must be directly fixed to the die bond pad surface by a fixing material such as an epoxy resin or a die attach film (DAF). The part not provided with the film sheet includes a method for providing a hole for semiconductor element die bonding in the film sheet in advance and sticking the film sheet to the lead frame or BGA substrate, and a part for semiconductor element die bonding before the die bonding step. A method of removing by providing a removing step is conceivable, but either method may be used.

本発明によるリードフレームあるいはBGA基板は、該構造によって半導体装置の各製造工程を経ていくが、外部接続端子2の表面はフィルムシート1によって外部雰囲気から遮断されているので、工程間の搬送時などで外気の変化により発生する酸化などは生じない。   The lead frame or BGA substrate according to the present invention goes through each manufacturing process of the semiconductor device depending on the structure, but the surface of the external connection terminal 2 is shielded from the external atmosphere by the film sheet 1, so that it is transported between processes. Therefore, oxidation caused by changes in outside air does not occur.

図2は図1にダイボンド工程で半導体素子をエポキシ樹脂あるいはダイアタッチフィルム(DAF)等の固定材4でダイボンドしたときの構造を示した説明図である。ダイボンド工程で半導体素子5がエポキシ樹脂あるいはダイアタッチフィルム(DAF)等の固定材4などでダイボンドされた後、次のキュアー工程で炉の中でエポキシ樹脂あるいはダイアタッチフィルム(DAF)等の固定材4を硬化させるための熱履歴を受ける。この時通常はエポキシ樹脂あるいはダイアタッチフィルム(DAF)等の固定材4が硬化する際に発生するアウトガスによって外部接続端子2の金属表面は汚染されるが、本発明によるリードフレームあるいはBGA基板では外部接続端子2の表面はフィルムシート1によって保護されているので、汚染されない。 FIG. 2 is an explanatory view showing the structure when the semiconductor element is die-bonded with a fixing material 4 such as an epoxy resin or a die attach film (DAF) in FIG. 1 in the die-bonding step. After the semiconductor element 5 is die-bonded with the fixing material 4 such as epoxy resin or die attach film (DAF) in the die bonding process, the fixing material such as epoxy resin or die attach film (DAF) is used in the furnace in the next curing process. A thermal history for curing 4 is received. At this time, the metal surface of the external connection terminal 2 is usually contaminated by the outgas generated when the fixing material 4 such as epoxy resin or die attach film (DAF) is cured. Since the surface of the connection terminal 2 is protected by the film sheet 1, it is not contaminated.

キュアー工程が終了したあとでフィルムシート1を剥離除去すると外部接続端子2の金属表面は汚染のない清浄な金属面として現れる。この清浄な金属面は次のワイヤボンディング等の工程で接合導体と接合する際、良好な接合品質をもたらす。図4は剥離撤去の工程でフィルムシートが剥離撤去され、ワイヤボンディング等の工程で半導体素子の電極パッドと外部接続端子が金属ワイヤー等の接合導体で接続した状態を示す説明図である。本発明は、特に接合導体と外部接続端子との接合面8を保護する手段として優れている。金属接合は接合面が清浄であればあるほど接合品質が向上することが知られている。本発明によれば、接合導体と外部接続端子との接合面8の清浄度や汚染に対する耐性が向上し、接合導体7と外部接合端子2の接合品質が向上する。従って、コストダウンを目的とするメッキレスやメッキ構造の薄化を図ったリードフレームやBGA基板においても、酸化や汚染に対しての耐性を持たせることができ、充分な接合品質を得ることができるようになる。
When the film sheet 1 is peeled and removed after the curing process is completed, the metal surface of the external connection terminal 2 appears as a clean metal surface without contamination. This clean metal surface provides good bonding quality when bonded to the bonding conductor in the next step such as wire bonding. FIG. 4 is an explanatory view showing a state in which the film sheet is peeled and removed in the step of peeling and removing, and the electrode pads of the semiconductor element and the external connection terminals are connected by a bonding conductor such as a metal wire in the step of wire bonding and the like. The present invention is particularly excellent as a means for protecting the joint surface 8 between the joint conductor and the external connection terminal. It is known that the quality of metal bonding improves as the bonding surface becomes cleaner. According to the present invention, the cleanliness and resistance to contamination of the joint surface 8 between the joint conductor and the external connection terminal are improved, and the joint quality between the joint conductor 7 and the external joint terminal 2 is improved. Therefore, even lead frames and BGA substrates designed to reduce the cost and reduce the plating structure for the purpose of cost reduction can be given resistance to oxidation and contamination, and sufficient bonding quality can be obtained. It becomes like this.

図3はダイボンド工程の後の工程で、電極パッド表面および該電極パッドと接合導体で電気的に接続される外部接続端子の該接合面にフィルムシートを貼り付ける製造工程による半導体装置の構造状態を示している。   FIG. 3 shows the structure of the semiconductor device in the manufacturing process in which a film sheet is attached to the surface of the electrode pad and the joint surface of the external connection terminal that is electrically connected to the electrode pad by a joint conductor in the process after the die bonding process. Show.

この状態では、エポキシ樹脂あるいはダイアタッチフィルム(DAF)4はまだ硬化していない。キュアー工程に入り、炉の中でエポキシ樹脂あるいはダイアタッチフィルム(DAF)等の固定材4は硬化させるための熱履歴を受ける。この時エポキシ樹脂やダイアタッチフィルムからアウトガスが発生するが、半導体素子の電極パッド6の表面と外部接続端子2の表面はフィルムシート1によって保護されているのでアウトガスによって汚染されない。キュアー工程の後の工程でフィルムシート1を剥離除去すると半導体素子パッド電極6の金属表面と外部接続端子2の金属表面は汚染のない清浄な金属面として現れる。この清浄な金属面は次のワイヤボンディング等の工程で接合導体と良好に接合し、安定した接合品質をもたらす。
近年銅PAD電極など、電気特性は優れているが酸化や汚染に敏感な材料によるPAD構造が実用化に向けて動き出している。本発明は、そうした要求にとくに効果を発揮するものである。
In this state, the epoxy resin or the die attach film (DAF) 4 is not yet cured. In the curing process, the fixing material 4 such as epoxy resin or die attach film (DAF) is subjected to a heat history for curing in a furnace. At this time, outgas is generated from the epoxy resin or the die attach film, but the surface of the electrode pad 6 of the semiconductor element and the surface of the external connection terminal 2 are protected by the film sheet 1 and thus are not contaminated by the outgas. When the film sheet 1 is peeled and removed in the process after the curing process, the metal surface of the semiconductor element pad electrode 6 and the metal surface of the external connection terminal 2 appear as clean metal surfaces without contamination. This clean metal surface is satisfactorily bonded to the bonding conductor in the subsequent process such as wire bonding, and provides stable bonding quality.
In recent years, a PAD structure made of a material that is excellent in electrical characteristics such as a copper PAD electrode but is sensitive to oxidation and contamination has been put into practical use. The present invention is particularly effective for such a demand.

Claims (3)

半導体素子が接着されるダイパッド、および前記ダイパッドの周囲に複数配置された外部接合端子(インナーリード)を有するリードフレームやBGA基板において、金属ワイヤー等の接合導体によって半導体素子と電気的に接合されるべき前記外部接続端子(インナーリード)の金属面の少なくとも一部以上に、少なくとも一層以上のフィルムシートを密着貼付した事を特徴とするリードフレームあるいはBGA基板   A lead frame or a BGA substrate having a die pad to which a semiconductor element is bonded and a plurality of external bonding terminals (inner leads) arranged around the die pad are electrically bonded to the semiconductor element by a bonding conductor such as a metal wire. A lead frame or a BGA substrate, wherein at least one film sheet is adhered and adhered to at least a part of the metal surface of the external connection terminal (inner lead) 半導体素子が該半導体素子の裏面にエポキシ樹脂やダイアタッチフィルム等の固定材を付けリードフレームやBGA基板のダイパッドにダイボンドされたダイパッドの周囲に複数配置された外部接合端子(インナーリード)を有するリードフレームやBGA基板において、前記半導体素子のパッド電極面と前記外部接合端子(インナーリード)の金属面の両方あるいはどちらか一方に、少なくとも一層以上のフィルムシートを密着貼付する工程を設けたことを特徴とする半導体装置の組み立て方法   A lead having a plurality of external joint terminals (inner leads) arranged around a die pad bonded to a lead frame or a die pad of a BGA substrate by attaching a fixing material such as an epoxy resin or a die attach film to the back surface of the semiconductor element. In the frame or BGA substrate, a step of closely attaching at least one film sheet to the pad electrode surface of the semiconductor element and / or the metal surface of the external joint terminal (inner lead) is provided. Assembling method of semiconductor device 請求項1および2に記載された半導体素子のパッド電極面とリードフレームやBGA基板の外部接合端子(インナーリード)の金属面の両方あるいはどちらか一方に密着貼付している少なくとも一層以上のフィルムシートを、キュアー工程とワイヤボンド工程の間に設けた工程で前記フィルムシートを剥離除去することを特徴とする半導体の組み立て方法
3. At least one or more film sheets adhered and adhered to both or either of the pad electrode surface of the semiconductor element according to claim 1 and the metal surface of a lead frame or an external joint terminal (inner lead) of a BGA substrate. The film sheet is peeled and removed in a process provided between the curing process and the wire bonding process.
JP2012158230A 2012-07-17 2012-07-17 Lead frame, bga substrate, semiconductor device and manufacturing method thereof Pending JP2014022480A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2012158230A JP2014022480A (en) 2012-07-17 2012-07-17 Lead frame, bga substrate, semiconductor device and manufacturing method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2012158230A JP2014022480A (en) 2012-07-17 2012-07-17 Lead frame, bga substrate, semiconductor device and manufacturing method thereof

Publications (1)

Publication Number Publication Date
JP2014022480A true JP2014022480A (en) 2014-02-03

Family

ID=50197055

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2012158230A Pending JP2014022480A (en) 2012-07-17 2012-07-17 Lead frame, bga substrate, semiconductor device and manufacturing method thereof

Country Status (1)

Country Link
JP (1) JP2014022480A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112830448A (en) * 2021-01-19 2021-05-25 潍坊歌尔微电子有限公司 Microphone packaging process and microphone packaging structure

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112830448A (en) * 2021-01-19 2021-05-25 潍坊歌尔微电子有限公司 Microphone packaging process and microphone packaging structure
CN112830448B (en) * 2021-01-19 2023-12-26 潍坊歌尔微电子有限公司 Microphone packaging technology and microphone packaging structure

Similar Documents

Publication Publication Date Title
US10283376B2 (en) Chip encapsulating method and chip encapsulating structure
TWI395316B (en) Multi-chip module package
US9159586B1 (en) Method of forming solderable side-surface terminals of quad no-lead frame (QFN) integrated circuit packages
JP2006245530A (en) Electronic component with conductive film attached, conductive film, and manufacturing method of conductive film
JP2015220341A (en) Metal base substrate, power module, and manufacturing method of metal base substrate
JP2011187742A (en) Substrate for mounting semiconductor element, and method of manufacturing the same
JPWO2015114987A1 (en) Power module substrate and power module using the same
TWI834165B (en) Semiconductor package and its manufacturing method
JP2011086821A (en) Semiconductor device, and method of manufacturing the same
JP2014022480A (en) Lead frame, bga substrate, semiconductor device and manufacturing method thereof
JP5987297B2 (en) Method for manufacturing power semiconductor device
JP2014007315A (en) Semiconductor package manufacturing method
JP2006261293A (en) Semiconductor device and insulation substrate for use thereof
US10269583B2 (en) Semiconductor die attachment with embedded stud bumps in attachment material
JP2002198773A (en) Sealing method and device for ceramic package of surface acoustic wave filter
JP2010027652A (en) Substrate fixing member for electrostatic attraction
JP2009164362A (en) Solid-state imaging apparatus and method of manufacturing the same
JP2015018860A (en) Semiconductor package manufacturing method
JP4728606B2 (en) Electronic equipment
JP4639473B2 (en) Method for manufacturing printed wiring board
KR101923736B1 (en) Pressure-sensitive adhesive tape for resin encapsulation and method for producing resin encapsulation type semiconductor device
JP4416553B2 (en) Semiconductor device and manufacturing method thereof
JP2008103382A (en) Semiconductor device and manufacturing method thereof
JP4739680B2 (en) Semiconductor device manufacturing method and semiconductor device
JP2010263137A (en) Semiconductor device, and method of manufacturing the same