JP2013197153A - Method of manufacturing substrate for mounting electronic component and substrate for mounting electronic component - Google Patents
Method of manufacturing substrate for mounting electronic component and substrate for mounting electronic component Download PDFInfo
- Publication number
- JP2013197153A JP2013197153A JP2012060097A JP2012060097A JP2013197153A JP 2013197153 A JP2013197153 A JP 2013197153A JP 2012060097 A JP2012060097 A JP 2012060097A JP 2012060097 A JP2012060097 A JP 2012060097A JP 2013197153 A JP2013197153 A JP 2013197153A
- Authority
- JP
- Japan
- Prior art keywords
- sided
- electronic component
- substrate
- hole
- double
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/367—Cooling facilitated by shape of device
- H01L23/3677—Wire-like or pin-like cooling fins or heat sinks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/561—Batch processing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/4847—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
- H01L2224/48472—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area also being a wedge bond, i.e. wedge-to-wedge
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8319—Arrangement of the layer connectors prior to mounting
- H01L2224/83192—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00013—Fully indexed content
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12041—LED
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
Abstract
Description
本発明は、基板の両面に設けた導体層相互を放熱部材によって接続する電子部品搭載用基板の製造方法及び電子部品搭載用基板に関する。 The present invention relates to an electronic component mounting substrate manufacturing method and an electronic component mounting substrate in which conductor layers provided on both surfaces of a substrate are connected to each other by a heat dissipation member.
従来から、基板の両面に設けた導体層相互を放熱部材によって接続する電子部品搭載用基板の製造方法として、例えば、特許第3174393号公報(特許文献1)に記載された電子部品搭載用基板の製造方法が提案されている。 Conventionally, as a method for manufacturing an electronic component mounting board in which conductor layers provided on both sides of a board are connected to each other by a heat dissipation member, for example, an electronic component mounting board described in Japanese Patent No. 3174393 (Patent Document 1) Manufacturing methods have been proposed.
この電子部品搭載用基板の製造方法は、絶縁基板の両面に銅箔による導体層を設け、絶縁基板に設けた貫通穴に放熱部材を圧入することによって両面の導体層相互を接続し、電子部品搭載用基板の放熱特性を改善している。 In this method of manufacturing a substrate for mounting an electronic component, a conductor layer made of copper foil is provided on both sides of an insulating substrate, and a heat dissipation member is press-fitted into a through hole provided in the insulating substrate to connect the conductor layers on both sides to each other. The heat dissipation characteristics of the mounting board have been improved.
図12は、特許文献1に記載された電子部品搭載用基板の製造方法で製造された電子部品搭載用基板を示す断面図である。
FIG. 12 is a cross-sectional view showing an electronic component mounting board manufactured by the electronic component mounting board manufacturing method described in
図12に示すように、電子部品搭載用基板100は、絶縁基板101と、この絶縁基板101の上下両面に設けられた導体層102と、絶縁基板101に形成された貫通穴103と、この貫通穴103に圧入された放熱部材104とで略構成されている。
As shown in FIG. 12, the electronic
この電子部品搭載用基板100は、上下両面に導体層102が設けられた絶縁基板101に放熱部材104に対応する形状の貫通穴103を形成し、その後、貫通穴103に放熱部材104を圧入する。
In this electronic
そして、放熱部材104を圧入した絶縁基板101の表面に金属層等を施し、絶縁基板101の上下両面にパターン導体回路105やダイパターン106を形成し、電子部品搭載用基板100を製造する。その後、ダイパターン106に電子部品107を搭載する。
Then, a metal layer or the like is applied to the surface of the
しかしながら、上述した電子部品搭載用基板100では、両面に導体層102が設けられた絶縁基板101に貫通穴103を形成し、この貫通穴103に放熱部材104を圧入することにより絶縁基板101に固定している。
However, in the electronic
このため、絶縁基板101に形成した貫通穴103に放熱部材104を圧入する工程が必要となり、製造工程が煩雑化し、この煩雑化に伴い生産効率が低下するという問題が発生する。
For this reason, the process of press-fitting the
そこで、本発明はこのような従来の課題を解決するためになされたものであり、その目的とするところは、製造工程の簡素化を図ると共に、貫通穴と放熱部材との密着性を向上することができる電子部品搭載用基板の製造方法及び電子部品搭載用基板を提供することにある。 Therefore, the present invention has been made to solve such a conventional problem, and its object is to simplify the manufacturing process and improve the adhesion between the through hole and the heat dissipation member. An object of the present invention is to provide an electronic component mounting substrate manufacturing method and an electronic component mounting substrate.
上記目的を達成するため、本願請求項1に記載の発明は、電子部品搭載用基板の製造方法であって、金属箔が一面側に貼着された2枚の片面板の間に加圧、加熱されて溶解可能な接着層を設けて電子部品が搭載される両面基板を形成する両面基板形成工程と、前記両面基板の一方の片面板から他方の片面板まで貫通する孔部を形成する孔部加工工程と、前記両面基板の一方の片面板上に金属板を搭載して、この金属板を打ち抜いて前記孔部内に打ち抜き金属材を嵌入させる打ち抜き工程と、前記前記孔部内に金属材を嵌入させた状態で、前記両面基板の少なくとも一面側から加圧及び加熱して金属材をプレス加工する金属材プレス工程と、を含むことを特徴とする。
In order to achieve the above object, the invention described in
請求項2に記載の発明は、電子部品が搭載される電子部品搭載用基板であって、金属箔が一面側に貼着された2枚の片面板の間に加圧、加熱されて溶解可能な接着層が設けられた両面基板と、前記両面基板は、一方の片面板から他方の片面板まで貫通する孔部を設け、前記両面基板の一方の片面板上に金属板を搭載して、この金属板を打ち抜くことにより前記孔部内に打ち抜き金属材を嵌入させることを特徴とする。
The invention according to
請求項3に記載の発明は、請求項2に記載の電子部品搭載用基板であって、前記打ち抜き金属材は、前記両面基板の少なくとも一面側から加圧及び加熱してプレス加工することにより前記孔部と密着固定されていることを特徴とする。 A third aspect of the present invention is the electronic component mounting substrate according to the second aspect, wherein the punched metal material is pressed and heated from at least one side of the double-sided substrate to perform the pressing process. It is characterized by being tightly fixed to the hole.
請求項4に記載の発明は、請求項2又は請求項3に記載の電子部品搭載用基板であって、前記接着層はプリプレグであることを特徴とする。 According to a fourth aspect of the invention, there is provided the electronic component mounting substrate according to the second or third aspect, wherein the adhesive layer is a prepreg.
請求項1に記載の発明によれば、金属材プレス工程により金属材を加圧、加熱するため、孔部の内壁から接着層が溶け出すことにより、孔部内に嵌入した金属材を隙間なく密着固定することができる。 According to the first aspect of the present invention, since the metal material is pressurized and heated by the metal material pressing step, the adhesive layer melts from the inner wall of the hole portion, so that the metal material fitted into the hole portion is closely adhered. Can be fixed.
また、金属材プレス工程により、孔部の内壁から接着層が溶け出すため、任意の形状の放熱部材(金属材)であっても、孔部の内壁に密着固定することができる。 In addition, since the adhesive layer melts from the inner wall of the hole by the metal material pressing step, even a heat radiating member (metal material) having an arbitrary shape can be tightly fixed to the inner wall of the hole.
従って、放熱部材(金属材)の形状の違いに関係なく、孔部と密着固定することができるため、信頼性の高い電子部品搭載用基板を製造することができる。 Therefore, since it can be tightly fixed to the hole regardless of the difference in the shape of the heat dissipation member (metal material), a highly reliable electronic component mounting board can be manufactured.
請求項2に記載の発明によれば、2枚の片面板の間に加圧、加熱されて溶解可能な接着層が設けられているため、金属材を加圧、加熱することにより孔部の内壁から接着層が溶け出し、孔部内に嵌入した金属材を隙間なく密着固定することができる。
According to invention of
請求項3に記載の発明によれば、金属材を加圧及び加熱してプレス加工することにより孔部の内壁から接着層が溶け出すため、任意の形状の金属材であっても、孔部の内壁に密着固定することができる。 According to the invention described in claim 3, since the adhesive layer melts from the inner wall of the hole by pressurizing and heating the metal material, the hole can be formed even if the metal material has any shape. The inner wall can be fixed tightly.
請求項4に記載の発明によれば、接着層はプリプレグであるため、加熱により孔部の内壁から溶け出したプリプレグにより、内壁と金属材との隙間を埋めることができる。 According to the fourth aspect of the present invention, since the adhesive layer is a prepreg, the gap between the inner wall and the metal material can be filled with the prepreg melted from the inner wall of the hole by heating.
従って、金属材の形状の違いに関係なく、孔部と密着固定することができるため、信頼性の高い電子部品搭載用基板を提供することができる。 Therefore, since it can be closely fixed to the hole regardless of the difference in the shape of the metal material, a highly reliable electronic component mounting board can be provided.
以下、本発明の実施形態について図面を参照して説明する。本発明は、電子部品を搭載し、電子機器に組み込まれる配線基板に接続するための電子部品搭載用基板の製造方法及び電子部品搭載用基板に関するものである。 Embodiments of the present invention will be described below with reference to the drawings. The present invention relates to a method for manufacturing an electronic component mounting board for mounting an electronic component and connecting it to a wiring board incorporated in an electronic device, and an electronic component mounting board.
はじめに、図1から図10を参照して、本発明の実施形態に係る電子部品搭載用基板の製造方法について説明する。図1は、本発明の実施形態に係る電子部品搭載用基板の両面基板形成工程を示す図である。図2は、本発明の実施形態に係る電子部品搭載用基板の打ち抜き工程を示す図である。 First, a method for manufacturing an electronic component mounting board according to an embodiment of the present invention will be described with reference to FIGS. FIG. 1 is a diagram showing a double-sided board forming step of an electronic component mounting board according to an embodiment of the present invention. FIG. 2 is a view showing a punching process of the electronic component mounting board according to the embodiment of the present invention.
また、図3は、本発明の実施形態に係る電子部品搭載用基板の積層工程を示す図である。図4は、本発明の実施形態に係る電子部品搭載用基板のプレス工程を示す図である。図5は、本発明の実施形態に係る電子部品搭載用基板のスルホール形成工程を示す図である。図6は、本発明の実施形態に係る電子部品搭載用基板のスルホールメッキ加工工程を示す図である。 Moreover, FIG. 3 is a figure which shows the lamination process of the board | substrate for electronic component mounting which concerns on embodiment of this invention. FIG. 4 is a diagram showing a pressing process of the electronic component mounting substrate according to the embodiment of the present invention. FIG. 5 is a view showing a through hole forming step of the electronic component mounting board according to the embodiment of the present invention. FIG. 6 is a diagram showing a through-hole plating process for an electronic component mounting board according to an embodiment of the present invention.
さらに、図7は、本発明の実施形態に係る電子部品搭載用基板のエッチング加工工程を示す図である。図8は、本発明の実施形態に係る電子部品搭載用基板のトップシート貼着工程を示す図である。図9は、本発明の実施形態に係る電子部品搭載用基板の電子部品搭載工程を示す図である。図10は、本発明の実施形態に係る電子部品搭載用基板の電子部品搭載工程を示す図である。 Further, FIG. 7 is a view showing an etching process of the electronic component mounting substrate according to the embodiment of the present invention. FIG. 8 is a view showing a top sheet attaching step of the electronic component mounting substrate according to the embodiment of the present invention. FIG. 9 is a diagram showing an electronic component mounting process of the electronic component mounting board according to the embodiment of the present invention. FIG. 10 is a diagram showing an electronic component mounting process of the electronic component mounting board according to the embodiment of the present invention.
はじめに、図1に示すように、2枚の片面板(導体層)12a、12bの一面側に銅箔(金属箔)13を貼着し、2枚の片面板12a、12bの間に加圧又は加熱することにより溶解可能なプリプレグ14を設けて両面基板11を形成する(両面基板形成工程)。
First, as shown in FIG. 1, a copper foil (metal foil) 13 is attached to one side of two single-sided plates (conductor layers) 12a and 12b, and pressure is applied between the two single-
片面板12a、12bは、一面側(プリプレグ14と反対側)には銅箔(金属箔)が貼着されており、他面側は約0.1mm厚のプリプレグ14と密着する。
The single-
上記のように形成された両面基板11は、一方の片面板12aから他方の片面板12bまで貫通する孔部15をプレス加工等で形成する(孔部加工工程)。
The double-
次に、図2に示すように、両面基板11の一方の片面板12a上に雌金型2を介して約0.3mm厚の銅板(金属板)3を搭載する。
Next, as shown in FIG. 2, a copper plate (metal plate) 3 having a thickness of about 0.3 mm is mounted on one single-
そして、雄金型4により銅板3を矢印A方向から打ち抜き、雌金型2を貫通して孔部15内に打ち抜き銅材(金属材)16を嵌入する(打ち抜き工程)。
Then, the copper plate 3 is punched from the direction of the arrow A by the male die 4, and the punched copper material (metal material) 16 is inserted into the
両面基板11の孔部15内に嵌入した銅材16は、電子部品搭載用基板1(図11参照)にLED等の発熱素子である電子部品を搭載した際に、発熱素子で発生した熱を放熱する放熱部材となる。
The
次に、両面基板11の孔部15内に銅材を嵌入した状態で、両面基板11の両面側(一方の片面板12a側及び他方の片面板12b側)から加圧し、その後加熱することにより銅材16をプレス加工する(金属材プレス工程)。
Next, in a state where a copper material is inserted into the
この金属材プレス工程により銅材16を加圧、加熱するため、孔部15の内壁17からプリプレグ14が溶け出すことにより、孔部15内に嵌入した銅材16を隙間なく密着固定することができる。
In order to pressurize and heat the
また、上記金属材プレス工程により、孔部15の内壁17からプリプレグ14が溶け出すため、任意の形状の放熱部材(銅材16)であっても、孔部15の内壁17に密着固定することができる。
Moreover, since the
従って、放熱部材(銅材16)の形状の違いに関係なく、孔部15と密着固定することができるため、信頼性の高い電子部品搭載用基板1(図11参照)を製造することができる。
Therefore, since the heat radiation member (copper material 16) can be closely fixed to the
次に、図3及び図4に示すように、加圧、加熱によりプリプレグ14が硬化した後、両面基板11の両面に銅箔(図示省略)が積層された金属板21を積層し、所定方向(例えば、図3の矢印B方向)からプレス加工することにより積層板22を形成する(積層プレス加工工程)。
Next, as shown in FIGS. 3 and 4, after the
次に、図5に示すように、両面基板11の表裏を導通して搭載する電子部品を接続するため、両面基板11の厚さ方向に貫通孔(スルホール)23を、ドリルやレーザー光線照射などの方法により穿孔してスルホール23を形成する(スルホール形成工程)。
Next, as shown in FIG. 5, in order to connect the electronic components to be mounted by conducting the front and back of the double-
次に、図6に示すように、形成したスルホール23の内壁や積層板22の表面側に無電解メッキ等の方法によりスルホールメッキを施し、スルホールメッキ層24を形成する(スルホールメッキ加工工程)。
Next, as shown in FIG. 6, through-hole plating is performed on the inner wall of the formed through-
次に、図7に示すように、積層板22の表面側にエッチングなどを施すことによりパターニングをし、電子部品を搭載するための回路を形成する(エッチング加工工程)。
Next, as shown in FIG. 7, patterning is performed by performing etching or the like on the surface side of the
次に、図8に示すように、エッチングなどを施すことによりパターニングを行なった積層板22の表面側に電子基板を搭載するトップシートとして接着シート25を貼着する(トップシート貼着工程)
次に、図9に示すように、接着シート25を貼着することにより製造された電子部品搭載用基板1には、図10に示すように、電子部品31を搭載し、電子部品31と両面基板11とをボンディングワイヤ32で結線する(電子部品搭載工程)。
Next, as shown in FIG. 8, an
Next, as shown in FIG. 9, an
上述したように、電子部品搭載用基板1の製造方法は、金属材プレス工程を含むことにより、孔部15の内壁17からプリプレグ14が溶け出し、孔部15内に嵌入した銅材16を隙間なく密着固定することができる。
As described above, the manufacturing method of the electronic
また、金属材プレス工程を含むことにより、孔部15の内壁17からプリプレグ14が溶け出すため、任意の形状の放熱部材(銅材16)であっても、孔部15の内壁17に密着固定することができる。
Moreover, since the
従って、放熱部材(銅材16)の形状の違いに関係なく、孔部15と密着固定することができるため、信頼性の高い電子部品搭載用基板1(図11参照)を製造することができる。
Therefore, since the heat radiation member (copper material 16) can be closely fixed to the
次に、図11を参照して、本発明の実施形態に係る電子部品用搭載基板について説明する。図11は、本発明の実施形態に係る電子部品搭載用基板を示す図である。 Next, an electronic component mounting substrate according to an embodiment of the present invention will be described with reference to FIG. FIG. 11 is a diagram showing an electronic component mounting board according to an embodiment of the present invention.
図11に示すように、電子部品31(図10参照)が搭載される電子部品搭載用基板1は、銅箔(金属箔)13が貼着された2枚の片面板12(図1参照)の間に加圧、加熱されて溶解可能な接着層(プリプレグ、図1参照)14が設けられた両面基板11と、両面基板11を貫通する孔部15から略構成されている。
As shown in FIG. 11, an electronic
このように、2枚の片面板12a、12bの間に加圧、加熱されて溶解可能なプリプレグ(接着層)14が設けられているため、銅材(金属材)16を加圧、加熱することにより孔部15の内壁17からプリプレグ14が溶け出し、孔部15内に嵌入した銅材16を隙間なく密着固定することができる。
Thus, since the prepreg (adhesive layer) 14 that can be melted by being pressurized and heated is provided between the two single-
両面基板11は、一面側(プリプレグ14と反対側)に銅箔13が貼着されている。また、両面基板11の一方の片面板12aから他方の片面板12bまで孔部15が貫通している。
The double-
孔部15には、両面基板11の一方の片面板12a上に銅板(金属板)3を搭載して、この銅板3を打ち抜くことにより銅材(金属材)16を嵌入させる(図2参照)。この銅材16は、電子部品搭載用基板1にLED等の発熱素子である電子部品31を搭載した際に、発熱素子で発生した熱を放熱する放熱部材となる。
In the
銅材16は、両面基板11の少なくとも一面側から加圧及び加熱してプレス加工することにより孔部15と密着固定される。
The
このように、銅材16を加圧及び加熱してプレス加工することにより孔部15の内壁17からプリプレグ14が溶け出すため、任意の形状の放熱部材(銅材16)であっても、孔部15の内壁17に密着固定することができる。
Thus, since the
つまり、2枚の片面板12の間に設けられたプリプレグ14(図1参照)が孔部15の内壁17からプリプレグ14が溶け出すことにより、孔部15内に嵌入した銅材16を隙間なく密着固定する。
That is, the prepreg 14 (see FIG. 1) provided between the two single-sided plates 12 melts from the
また、2枚の片面板12の間に設けられた接着層はプリプレグ14であるため、加熱により孔部15の内壁17から接着層が溶け出し、内壁17と銅材16との隙間を埋めることができる。
Further, since the adhesive layer provided between the two single-sided plates 12 is the
従って、放熱部材(銅材16)の形状の違いに関係なく、孔部15と密着固定することができるため、信頼性の高い電子部品搭載用基板1を提供することができる。
Therefore, the electronic
このようにして、本発明の実施形態に係る電子部品搭載用基板の製造方法は、金属箔13が一面側に貼着された2枚の片面板12a、12bの間に加圧、加熱されて溶解可能なプリプレグ(接着層)14を設けて電子部品31が搭載される両面基板11を形成する両面基板形成工程と、両面基板11の一方の片面板12aから他方の片面板12bまで貫通する孔部15を形成する孔部加工工程と、両面基板11の一方の片面板12a上に銅板(金属板)3を搭載して、この銅板3を打ち抜いて孔部15内に打ち抜き銅材(金属材)16を嵌入させる打ち抜き工程と、孔部15内に銅材16を嵌入させた状態で、両面基板11の少なくとも一面側から加圧及び加熱して銅材16をプレス加工する金属材プレス工程と、を含む。
Thus, the manufacturing method of the electronic component mounting substrate according to the embodiment of the present invention is pressurized and heated between the two single-
また、本発明の実施形態に係る電子部品搭載用基板1は、銅箔(金属箔)13が一面側に貼着された2枚の片面板12a、12bの間に加圧、加熱されて溶解可能なプリプレグ(接着層)14が設けられた両面基板11と、両面基板11は、一方の片面板12aから他方の片面板12bまで貫通する孔部15を設け、両面基板11の一方の片面板12a上に銅板(金属板)3を搭載して、この銅板3を打ち抜いて孔部15内に打ち抜き銅材16を嵌入させる。
In addition, the electronic
さらに、本発明の実施形態に係る電子部品搭載用基板1は、打ち抜き銅材16は、両面基板11の少なくとも一面側から加圧及び加熱してプレス加工することにより孔部15と密着固定されている。
Furthermore, in the electronic
また、本発明の実施形態に係る電子部品搭載用基板1は、接着層はプリプレグ14である。
In the electronic
そして、本発明の実施形態に係る電子部品搭載用基板1の製造方法によれば、金属材プレス工程により銅材(金属材)16を加圧、加熱するため、孔部15の内壁17からプリプレグ14が溶け出すことにより、孔部15内に嵌入した銅材16を隙間なく密着固定することができる。
And according to the manufacturing method of the electronic
また、金属材プレス工程により、孔部15の内壁17からプリプレグ14が溶け出すため、任意の形状の放熱部材(銅材16)であっても、孔部15の内壁17に密着固定することができる。
Further, since the
従って、放熱部材(銅材16)の形状の違いに関係なく、孔部15と密着固定することができるため、信頼性の高い電子部品搭載用基板1を製造することができる。
Accordingly, since the heat radiation member (copper material 16) can be closely fixed to the
また、本発明の実施形態に係る電子部品搭載用基板1によれば、2枚の片面板12a、12bの間に加圧、加熱されて溶解可能なプリプレグ(接着層)14が設けられているため、銅材(金属材)16を加圧、加熱することにより孔部15の内壁17からプリプレグ14が溶け出し、孔部15内に嵌入した銅材16を隙間なく密着固定することができる。
In addition, according to the electronic
さらに、本発明の実施形態に係る電子部品搭載用基板1によれば、銅材16を加圧及び加熱してプレス加工することにより孔部15の内壁17からプリプレグ14が溶け出すため、任意の形状の放熱部材(銅材16)であっても、孔部15の内壁17に密着固定することができる。
Furthermore, according to the electronic
また、本発明の実施形態に係る電子部品搭載用基板1によれば、接着層はプリプレグ14であるため、加熱により孔部15の内壁17から溶け出したプリプレグ14により、内壁17と銅材16との隙間を埋めることができる。
Further, according to the electronic
従って、放熱部材(銅材16)の形状の違いに関係なく、孔部15と密着固定することができるため、信頼性の高い電子部品搭載用基板1を提供することができる。
Therefore, the electronic
以上、本発明の電子部品搭載用基板及び電子部品搭載用基板の製造方法を図示の実施形態に基づいて説明したが、本発明はこれに限定されるものではなく、各部の構成は、同様の機能を有する任意の構成のものに置き換えることができる。 As mentioned above, although the manufacturing method of the electronic component mounting substrate and the electronic component mounting substrate of the present invention has been described based on the illustrated embodiment, the present invention is not limited to this, and the configuration of each part is the same. Any configuration having a function can be replaced.
本発明は、製造工程の簡素化を図ると共に、貫通穴と放熱部材との密着性を向上することができる電子部品搭載用基板の製造方法及び電子部品搭載用基板を提供する上で極めて有用である。 INDUSTRIAL APPLICABILITY The present invention is extremely useful in providing a method for manufacturing an electronic component mounting board and an electronic component mounting board capable of simplifying the manufacturing process and improving the adhesion between the through hole and the heat dissipation member. is there.
1 電子部品搭載用基板
2 雌金型
3 銅板
4 雄金型
11 両面基板
12 片面板
13 銅箔
14 プリプレグ
15 孔部
16 銅材
17 内壁
21 金属板
22 積層板
23 スルホール
24 スルホールメッキ層
25 接着シート
31 電子部品
32 ボンディングワイヤ
DESCRIPTION OF
Claims (4)
前記両面基板の一方の片面板から他方の片面板まで貫通する孔部を形成する孔部加工工程と、
前記両面基板の一方の片面板上に金属板を搭載して、この金属板を打ち抜いて前記孔部内に打ち抜き金属材を嵌入させる打ち抜き工程と、
前記孔部内に金属材を嵌入させた状態で、前記両面基板の少なくとも一面側から加圧及び加熱して金属材をプレス加工する金属材プレス工程と、を含むことを特徴とする電子部品搭載用基板の製造方法。 A double-sided board forming step of forming a double-sided board on which an electronic component is mounted by providing an adhesive layer that can be melted by being pressed and heated between two single-sided plates having a metal foil attached to one side;
Hole processing step for forming a hole penetrating from one single-sided plate of the double-sided substrate to the other single-sided plate;
A punching step of mounting a metal plate on one side plate of the double-sided substrate, punching out the metal plate and fitting a punched metal material into the hole,
A metal material pressing step of pressing and heating the metal material by pressing and heating from at least one side of the double-sided substrate with the metal material fitted in the hole. A method for manufacturing a substrate.
金属箔が一面側に貼着された2枚の片面板の間に加圧、加熱されて溶解可能な接着層が設けられた両面基板と、
前記両面基板は、一方の片面板から他方の片面板まで貫通する孔部を設け、
前記両面基板の一方の片面板上に金属板を搭載して、この金属板を打ち抜くことにより前記孔部内に打ち抜き金属材を嵌入させることを特徴とする電子部品搭載用基板。 An electronic component mounting board on which electronic components are mounted,
A double-sided board provided with an adhesive layer that can be melted by being pressed and heated between two single-sided plates with a metal foil attached to one side;
The double-sided board is provided with a hole penetrating from one single-sided plate to the other single-sided plate,
An electronic component mounting board, wherein a metal plate is mounted on one single-sided plate of the double-sided substrate, and the punched metal material is inserted into the hole by punching out the metal plate.
前記打ち抜き金属材は、前記両面基板の少なくとも一面側から加圧及び加熱してプレス加工することにより前記孔部と密着固定されていることを特徴とする電子部品搭載用基板。 The electronic component mounting board according to claim 2,
The electronic component mounting board according to claim 1, wherein the punched metal material is pressed and heated from at least one side of the double-sided substrate and pressed and fixed to the hole.
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2012060097A JP2013197153A (en) | 2012-03-16 | 2012-03-16 | Method of manufacturing substrate for mounting electronic component and substrate for mounting electronic component |
PCT/JP2013/057229 WO2013137401A1 (en) | 2012-03-16 | 2013-03-14 | Electronic component mounting substrate fabrication method and electronic component mounting substrate |
TW102109288A TW201401962A (en) | 2012-03-16 | 2013-03-15 | Electronic component mounting substrate fabrication method and electronic component mounting substrate |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2012060097A JP2013197153A (en) | 2012-03-16 | 2012-03-16 | Method of manufacturing substrate for mounting electronic component and substrate for mounting electronic component |
Publications (1)
Publication Number | Publication Date |
---|---|
JP2013197153A true JP2013197153A (en) | 2013-09-30 |
Family
ID=49161304
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2012060097A Pending JP2013197153A (en) | 2012-03-16 | 2012-03-16 | Method of manufacturing substrate for mounting electronic component and substrate for mounting electronic component |
Country Status (3)
Country | Link |
---|---|
JP (1) | JP2013197153A (en) |
TW (1) | TW201401962A (en) |
WO (1) | WO2013137401A1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2018529231A (en) * | 2015-09-03 | 2018-10-04 | ルミレッズ ホールディング ベーフェー | Method for manufacturing an LED device |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103731993A (en) * | 2014-01-17 | 2014-04-16 | 杨秀英 | Machining method for single-side flexible printed circuit board |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0697306A (en) * | 1992-09-14 | 1994-04-08 | Toshiba Corp | Wiring board and manufacture thereof |
JPH09148743A (en) * | 1995-11-20 | 1997-06-06 | Mitsubishi Gas Chem Co Inc | Method for manufacturing hybrid multilayer printed board of ceramic/plastic |
JP2000277917A (en) * | 1999-03-26 | 2000-10-06 | Mitsubishi Electric Corp | Multilayer printed wiring board and manufacture of the same |
JP2004087990A (en) * | 2002-08-28 | 2004-03-18 | Kyocera Corp | Composite and its production method, and production of ceramic substrate |
JP2005051088A (en) * | 2003-07-30 | 2005-02-24 | Japan Radio Co Ltd | Printed circuit board with heat conductive member, and method for manufacturing the same |
-
2012
- 2012-03-16 JP JP2012060097A patent/JP2013197153A/en active Pending
-
2013
- 2013-03-14 WO PCT/JP2013/057229 patent/WO2013137401A1/en active Application Filing
- 2013-03-15 TW TW102109288A patent/TW201401962A/en unknown
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0697306A (en) * | 1992-09-14 | 1994-04-08 | Toshiba Corp | Wiring board and manufacture thereof |
JPH09148743A (en) * | 1995-11-20 | 1997-06-06 | Mitsubishi Gas Chem Co Inc | Method for manufacturing hybrid multilayer printed board of ceramic/plastic |
JP2000277917A (en) * | 1999-03-26 | 2000-10-06 | Mitsubishi Electric Corp | Multilayer printed wiring board and manufacture of the same |
JP2004087990A (en) * | 2002-08-28 | 2004-03-18 | Kyocera Corp | Composite and its production method, and production of ceramic substrate |
JP2005051088A (en) * | 2003-07-30 | 2005-02-24 | Japan Radio Co Ltd | Printed circuit board with heat conductive member, and method for manufacturing the same |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2018529231A (en) * | 2015-09-03 | 2018-10-04 | ルミレッズ ホールディング ベーフェー | Method for manufacturing an LED device |
JP7033060B2 (en) | 2015-09-03 | 2022-03-09 | ルミレッズ ホールディング ベーフェー | How to make an LED device |
Also Published As
Publication number | Publication date |
---|---|
TW201401962A (en) | 2014-01-01 |
WO2013137401A1 (en) | 2013-09-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5161617B2 (en) | Flexible circuit board and manufacturing method thereof | |
JP6103055B2 (en) | Manufacturing method of resin multilayer substrate | |
JP4756710B2 (en) | Bending type rigid printed wiring board and manufacturing method thereof | |
JP2006073763A (en) | Manufacturing method for multilayer board | |
JP2013211519A (en) | Method for manufacturing multilayer wiring board | |
KR101516531B1 (en) | Circuit board, and manufacturing method for circuit board | |
JP5380242B2 (en) | Manufacturing method of electronic component mounting substrate and electronic component mounting substrate | |
JP2013098185A (en) | Wiring board with heat sink and method for manufacturing the same | |
JP5672381B2 (en) | Multilayer wiring board | |
TW201524298A (en) | Method for manufacturing rigid-flexible printed circuit board | |
JP2013197153A (en) | Method of manufacturing substrate for mounting electronic component and substrate for mounting electronic component | |
WO2012161218A1 (en) | Wiring board and method for manufacturing wiring board | |
WO2014045721A1 (en) | Wiring board and wiring board manufacturing method | |
US20150129292A1 (en) | Process for producing a printed circuit board | |
WO2015125951A1 (en) | Manufacturing method for multilayer substrate and multilayer substrate | |
JP2007115954A (en) | Multilayer printed wiring board and method of manufacturing same | |
JP6387226B2 (en) | Composite board | |
JP2009267061A (en) | Method of manufacturing wiring board | |
WO2014199592A1 (en) | Multilayer substrate and method for manufacturing multilayer substrate | |
JP2014072325A (en) | Multilayer wiring board and method for manufacturing the same | |
JP2004007010A (en) | Circuit board and its producing method | |
JP2011091117A (en) | Method for manufacturing electronic component mounting substrate and electronic component mounting substrate | |
JP5807670B2 (en) | Wiring board | |
JP2006041299A (en) | Tape carrier for semiconductor device and its manufacturing method | |
KR101197102B1 (en) | Method of manufacturing a circuit board with improved heat dissipation |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20130722 |
|
A871 | Explanation of circumstances concerning accelerated examination |
Free format text: JAPANESE INTERMEDIATE CODE: A871 Effective date: 20130722 |
|
A975 | Report on accelerated examination |
Free format text: JAPANESE INTERMEDIATE CODE: A971005 Effective date: 20130819 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20130827 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20131024 |
|
A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20140107 |