JP2012094896A - Nitride-based semiconductor light-emitting element - Google Patents

Nitride-based semiconductor light-emitting element Download PDF

Info

Publication number
JP2012094896A
JP2012094896A JP2012003323A JP2012003323A JP2012094896A JP 2012094896 A JP2012094896 A JP 2012094896A JP 2012003323 A JP2012003323 A JP 2012003323A JP 2012003323 A JP2012003323 A JP 2012003323A JP 2012094896 A JP2012094896 A JP 2012094896A
Authority
JP
Japan
Prior art keywords
contact layer
layer
based semiconductor
gan substrate
degrees
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2012003323A
Other languages
Japanese (ja)
Other versions
JP2012094896A5 (en
Inventor
Takamichi Sumitomo
隆道 住友
Masanori Ueno
昌紀 上野
Takashi Kyono
孝史 京野
Yohei Shioya
陽平 塩谷
Yusuke Yoshizumi
祐介 善積
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sumitomo Electric Industries Ltd
Original Assignee
Sumitomo Electric Industries Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sumitomo Electric Industries Ltd filed Critical Sumitomo Electric Industries Ltd
Priority to JP2012003323A priority Critical patent/JP2012094896A/en
Publication of JP2012094896A publication Critical patent/JP2012094896A/en
Publication of JP2012094896A5 publication Critical patent/JP2012094896A5/ja
Pending legal-status Critical Current

Links

Images

Landscapes

  • Semiconductor Lasers (AREA)
  • Led Devices (AREA)

Abstract

PROBLEM TO BE SOLVED: To provide a nitride-based semiconductor light-emitting element capable of preventing forming a Schottky barrier at the interface between a contact layer and an electrode.SOLUTION: A nitride-based semiconductor light-emitting element LD1 comprises: a GaN substrate 3; a hexagonal gallium nitride-based semiconductor region 5 that is provided on a primary surface S1 of the GaN substrate 3 and includes a light-emitting layer 11; and a p-electrode 21 that is provided on the gallium nitride-based semiconductor region 5 and is composed of a metal. The gallium nitride-based semiconductor region 5 includes a contact layer 17 including strain, and the contact layer 17 contacts the p-electrode. The primary surface S1 extends along a reference surface S5 inclined at a predetermined inclination angle θ from a surface perpendicular to the c-axis direction of the GaN substrate 3, and the inclination angle θ falls within the range from more than 40 degrees to less than 90 degrees or from 150 degrees or more to less than 180 degrees. The gallium nitride-based semiconductor region 5 is lattice-matched to the GaN substrate 3.

Description

本発明は、窒化物系半導体発光素子に関する。   The present invention relates to a nitride semiconductor light emitting device.

特許文献1には高効率GaN系の光半導体素子の構造が開示されている。特許文献1の光半導体素子である発光素子は、歪みを内包する歪量子井戸層を含む複数のGaN系半導体層を備える。この発光素子は、サファイア、SiC、GaN等の基板にn型GaNコンタクト層、n型AlGaNクラッド層、多重歪量子井戸層、p型AlGaNクラッド層、p型GaNコンタクト層を順次堆積して形成される。更に、n型GaNコンタクト層とp型GaNコンタクト層とのそれぞれには、それぞれの電極となるn電極とp電極とが形成されている。多重歪量子井戸層はGaInN/GaN多重歪量子井戸層又はGaInN/GaInN多重歪量子井戸層が用いられている。そして、この多重歪量子井戸層の成長面の面方位は、ピエゾ電解が最大となる方位とは異なっている。   Patent Document 1 discloses the structure of a highly efficient GaN-based optical semiconductor element. A light-emitting element that is an optical semiconductor element of Patent Document 1 includes a plurality of GaN-based semiconductor layers including strained quantum well layers that contain strain. This light-emitting element is formed by sequentially depositing an n-type GaN contact layer, an n-type AlGaN cladding layer, a multiple strain quantum well layer, a p-type AlGaN cladding layer, and a p-type GaN contact layer on a substrate such as sapphire, SiC, or GaN. The Furthermore, an n electrode and a p electrode, which are the respective electrodes, are formed on each of the n-type GaN contact layer and the p-type GaN contact layer. As the multiple strain quantum well layer, a GaInN / GaN multiple strain quantum well layer or a GaInN / GaInN multiple strain quantum well layer is used. The plane orientation of the growth surface of this multi-strain quantum well layer is different from the orientation in which piezoelectrolysis is maximized.

特開平11−112029号公報JP-A-11-112029

上記従来の光半導体素子はp型GaN接触層とp電極とを備え、p電極はp型GaN接触層に接している。このような光半導体素子の場合、p型GaNは比較的大きな仕事関数を有しているので、p型GaN接触層とp電極との界面にショットキー障壁が形成される場合がある。そこで本発明の目的は、接触層と電極との界面にショットキー障壁が形成されるのを抑制可能な窒化物系半導体発光素子を提供することである。   The conventional optical semiconductor device includes a p-type GaN contact layer and a p-electrode, and the p-electrode is in contact with the p-type GaN contact layer. In the case of such an optical semiconductor element, p-type GaN has a relatively large work function, so that a Schottky barrier may be formed at the interface between the p-type GaN contact layer and the p electrode. Accordingly, an object of the present invention is to provide a nitride-based semiconductor light-emitting device capable of suppressing the formation of a Schottky barrier at the interface between a contact layer and an electrode.

本発明の窒化物系半導体発光素子は、GaN基板と、前記GaN基板の主面に設けられており発光層を含む六方晶系の窒化ガリウム系半導体領域と、前記窒化ガリウム系半導体領域上に設けられており金属からなる電極とを備え、前記窒化ガリウム系半導体領域は、歪みを内包する接触層を含み、前記接触層は前記電極と接しており、前記主面は、前記GaN基板のc軸方向に直交する面から所定の傾斜角度で傾斜した基準平面に沿って延びており、前記傾斜角度は、40度より大きく90度より小さい範囲、又は、150度以上180度未満の範囲、の何れかに含まれ、前記窒化ガリウム系半導体領域は前記GaN基板に格子整合しており、前記接触層は、p型ドープされたInGaN、又は、p型ドープされたInAlGaNからなり、前記接触層がp型ドープされたInGaNからなる場合、前記接触層のInの組成比は1%以上20%以下の範囲内にあり、前記接触層がp型ドープされたInAlGaNからなる場合、前記接触層のAlの組成比は、前記接触層のInの組成比に0.33を乗じた値より小さい、ことを特徴とする。   The nitride semiconductor light emitting device of the present invention is provided on a GaN substrate, a hexagonal gallium nitride semiconductor region including a light emitting layer provided on the main surface of the GaN substrate, and the gallium nitride semiconductor region. The gallium nitride based semiconductor region includes a contact layer containing strain, the contact layer is in contact with the electrode, and the main surface is a c-axis of the GaN substrate. It extends along a reference plane inclined at a predetermined inclination angle from a plane orthogonal to the direction, and the inclination angle is any of a range greater than 40 degrees and less than 90 degrees, or a range between 150 degrees and less than 180 degrees. The gallium nitride based semiconductor region is lattice-matched to the GaN substrate, and the contact layer is made of p-type doped InGaN or p-type doped InAlGaN, When the contact layer is made of p-type doped InGaN, the In composition ratio of the contact layer is in the range of 1% to 20%, and when the contact layer is made of p-type doped InAlGaN, The Al composition ratio of the contact layer is smaller than a value obtained by multiplying the In composition ratio of the contact layer by 0.33.

したがって、本発明の窒化物系半導体発光素子によれば、GaN基板の主面とGaN基板のc軸方向に直交する面との成す角が、40度より大きく90度より小さい範囲、又は、150度以上180度未満の範囲、の何れかに含まれる値の場合には、GaN基板と窒化ガリウム系半導体領域とが格子整合しているので、p型ドープされたInGaN又はp型ドープされたInAlGaNからなる接触層内には基準平面に沿った向きに圧縮応力が生じており、よって、負のピエゾ電界が生じている。このような負のピエゾ電界によって、接触層内のエネルギーバンドが、ショットキー障壁の低減する方向に変化する。接触層がp型ドープされたInGaNからなる場合、接触層のInの組成比が1%以上20%以下の範囲内にあれば、例えば10−50nmの厚みの接触層において格子緩和により圧縮応力が解放されることがなく接触層内のエネルギーバンドのショットキー障壁が低減される。接触層がp型ドープされたInAlGaNからなる場合、接触層のInの組成比がAlの組成比に0.22を乗じた値よりも大きい値となっていれば、接触層がGaN基板に対して圧縮応力を持つ。   Therefore, according to the nitride-based semiconductor light-emitting device of the present invention, the angle formed by the main surface of the GaN substrate and the surface orthogonal to the c-axis direction of the GaN substrate is in a range greater than 40 degrees and less than 90 degrees, or 150 In the case of a value included in any of the range of not less than 180 degrees and less than 180 degrees, since the GaN substrate and the gallium nitride based semiconductor region are lattice-matched, p-type doped InGaN or p-type doped InAlGaN A compressive stress is generated in the contact layer made of in the direction along the reference plane, and thus a negative piezoelectric field is generated. By such a negative piezoelectric field, the energy band in the contact layer changes in the direction in which the Schottky barrier is reduced. In the case where the contact layer is made of p-type doped InGaN, if the In composition ratio of the contact layer is in the range of 1% or more and 20% or less, for example, in the contact layer having a thickness of 10-50 nm, compressive stress is caused by lattice relaxation. The Schottky barrier of the energy band in the contact layer is reduced without being released. When the contact layer is made of p-type doped InAlGaN, if the In composition ratio of the contact layer is larger than the value obtained by multiplying the Al composition ratio by 0.22, the contact layer is in contact with the GaN substrate. It has compressive stress.

また、本発明の窒化物系半導体発光素子において、前記傾斜角度は、63度以上83度未満の範囲内にあるのが好ましい。傾斜角度が63度以上83度未満の範囲内にある場合に、負のピエゾが最大になるので、駆動電圧が十分に低減される。   In the nitride-based semiconductor light-emitting device of the present invention, it is preferable that the tilt angle is in a range of 63 degrees to less than 83 degrees. When the tilt angle is in the range of not less than 63 degrees and less than 83 degrees, the negative piezo becomes maximum, so that the drive voltage is sufficiently reduced.

また、本発明の窒化物系半導体発光素子では、前記発光層は、500nm以上の所定範囲内にピーク波長を有する光を発光するのが好ましい。発光層での電圧降下が顕著となり素子全体の駆動電圧が高くなる500nm以上のピーク波長の光を発光する場合であっても、本発明によれば、駆動電圧が低減できる。   In the nitride semiconductor light emitting device of the present invention, the light emitting layer preferably emits light having a peak wavelength within a predetermined range of 500 nm or more. Even in the case of emitting light having a peak wavelength of 500 nm or more, in which the voltage drop in the light emitting layer becomes significant and the driving voltage of the entire device increases, the driving voltage can be reduced according to the present invention.

本発明によれば、接触層と電極との界面にショットキー障壁が形成されるのを抑制可能な窒化物系半導体発光素子を提供できる。   ADVANTAGE OF THE INVENTION According to this invention, the nitride type semiconductor light-emitting device which can suppress that a Schottky barrier is formed in the interface of a contact layer and an electrode can be provided.

実施形態に係るLDの構成を説明するための図である。It is a figure for demonstrating the structure of LD which concerns on embodiment. 実施形態に係るLDの効果を説明するための図である。It is a figure for demonstrating the effect of LD which concerns on embodiment.

以下、図面を参照して、本発明に係る好適な実施形態について詳細に説明する。なお、図面の説明において、可能な場合には、同一要素には同一符号を付し、重複する説明を省略する。図1は、実施形態に係るLD1の構成を説明するための図である。LD1は、GaN基板3、窒化ガリウム系半導体領域5、絶縁膜19、p電極21及びn電極23を備える窒化物系半導体発光素子である。n電極23、GaN基板3、窒化ガリウム系半導体領域5、p電極21は、所定のz軸方向に沿って順次設けられている。   Hereinafter, preferred embodiments of the present invention will be described in detail with reference to the drawings. In the description of the drawings, if possible, the same elements are denoted by the same reference numerals, and redundant description is omitted. FIG. 1 is a diagram for explaining the configuration of the LD 1 according to the embodiment. The LD 1 is a nitride semiconductor light emitting device including a GaN substrate 3, a gallium nitride semiconductor region 5, an insulating film 19, a p electrode 21 and an n electrode 23. The n electrode 23, the GaN substrate 3, the gallium nitride based semiconductor region 5, and the p electrode 21 are sequentially provided along a predetermined z-axis direction.

GaN基板3は、n電極23と窒化ガリウム系半導体領域5(特に光閉じ込め層7)との間に設けられており、n電極23に接している。GaN基板3は、主面S1を有する。主面S1は、GaN基板3の表面のうち、n電極23の反対側にある表面である。主面S1は、GaN基板3のc軸方向に直交する面から所定の傾斜角度θで傾斜した基準平面S5に沿って延びている。傾斜角度θは、40度より大きく90度より小さい範囲、又は、150度以上180度未満の範囲、の何れかに含まれるが(40度<θ<90、又は、150度≦θ≦180)、63度以上83度未満の範囲内(63度≦θ<83度)にあるのがより好ましい。   The GaN substrate 3 is provided between the n-electrode 23 and the gallium nitride based semiconductor region 5 (particularly the optical confinement layer 7), and is in contact with the n-electrode 23. The GaN substrate 3 has a main surface S1. The main surface S <b> 1 is a surface on the opposite side of the n electrode 23 among the surfaces of the GaN substrate 3. The main surface S1 extends from a surface orthogonal to the c-axis direction of the GaN substrate 3 along a reference plane S5 that is inclined at a predetermined inclination angle θ. The inclination angle θ is included in any of a range greater than 40 degrees and less than 90 degrees, or a range between 150 degrees and less than 180 degrees (40 degrees <θ <90 or 150 degrees ≦ θ ≦ 180). More preferably, it is within the range of 63 degrees or more and less than 83 degrees (63 degrees ≦ θ <83 degrees).

窒化ガリウム系半導体領域5は、GaN基板3とp電極21との間に設けられており、GaN基板3の主面S1を介してGaN基板3に接している。窒化ガリウム系半導体領域5は、六方晶系の窒化ガリウム系半導体からなり、主面S1に設けられている。窒化ガリウム系半導体領域5はGaN基板3に格子整合している。窒化ガリウム系半導体領域5は、光閉じ込め層7、光ガイド層9、発光層11、光ガイド層13、光閉じ込め層15及び接触層17を有する。光閉じ込め層7、光ガイド層9、発光層11、光ガイド層13、光閉じ込め層15、接触層17は、主面S1上においてz軸方向に沿って順次設けられている。   The gallium nitride based semiconductor region 5 is provided between the GaN substrate 3 and the p-electrode 21 and is in contact with the GaN substrate 3 through the main surface S 1 of the GaN substrate 3. The gallium nitride based semiconductor region 5 is made of a hexagonal gallium nitride based semiconductor and is provided on the main surface S1. The gallium nitride based semiconductor region 5 is lattice-matched to the GaN substrate 3. The gallium nitride based semiconductor region 5 includes a light confinement layer 7, a light guide layer 9, a light emitting layer 11, a light guide layer 13, a light confinement layer 15, and a contact layer 17. The light confinement layer 7, the light guide layer 9, the light emitting layer 11, the light guide layer 13, the light confinement layer 15, and the contact layer 17 are sequentially provided along the z-axis direction on the main surface S1.

光閉じ込め層7は、GaN基板3と光ガイド層9との間に設けられており、主面S1を介してGaN基板3に接している。光ガイド層9は、光閉じ込め層7と発光層11との間に設けられており、光閉じ込め層7に接している。発光層11は、光ガイド層9と光ガイド層13との間に設けられており、光ガイド層9に接している。発光層11は、複数の井戸層と複数の障壁層とを含む多重量子井戸構造を有しており、光ガイド層9は、発光層11の障壁層に接している。発光層11は、500nm以上の所定範囲内(好ましくは500nm以上550nm以下の範囲内)にピーク波長を有する光を発光する。光ガイド層13は、発光層11と光閉じ込め層15との間に設けられており、発光層11(特に障壁層)に接している。   The light confinement layer 7 is provided between the GaN substrate 3 and the light guide layer 9, and is in contact with the GaN substrate 3 through the main surface S1. The light guide layer 9 is provided between the light confinement layer 7 and the light emitting layer 11 and is in contact with the light confinement layer 7. The light emitting layer 11 is provided between the light guide layer 9 and the light guide layer 13 and is in contact with the light guide layer 9. The light emitting layer 11 has a multiple quantum well structure including a plurality of well layers and a plurality of barrier layers, and the light guide layer 9 is in contact with the barrier layer of the light emitting layer 11. The light emitting layer 11 emits light having a peak wavelength within a predetermined range of 500 nm or more (preferably within a range of 500 nm or more and 550 nm or less). The light guide layer 13 is provided between the light emitting layer 11 and the light confinement layer 15 and is in contact with the light emitting layer 11 (particularly the barrier layer).

光閉じ込め層15は、光ガイド層13と接触層17との間に設けられており、光ガイド層13に接している。接触層17は、光閉じ込め層15とp電極21との間に設けられており、接触層17の界面S3を介して光閉じ込め層15に接している。また、接触層17はp電極21に接している。n電極23は、GaN基板3に接している。   The light confinement layer 15 is provided between the light guide layer 13 and the contact layer 17 and is in contact with the light guide layer 13. The contact layer 17 is provided between the light confinement layer 15 and the p-electrode 21, and is in contact with the light confinement layer 15 through the interface S 3 of the contact layer 17. Further, the contact layer 17 is in contact with the p electrode 21. The n electrode 23 is in contact with the GaN substrate 3.

光閉じ込め層15及び接触層17は、ストライプ形状部分25をなす。ストライプ形状部分25は、光ガイド層13の表面S7(この表面は、発光層11との界面の反対側にある)の一部に設けられたy軸方向に延びる凸形状をなしている。光ガイド層13の表面S7には、絶縁膜18、ストライプ形状部分25、絶縁膜19が、x軸方向に沿って順次配置されている。ストライプ形状部分25は、絶縁膜18と絶縁膜19との間に設けられており、絶縁膜18と絶縁膜19とに接している。絶縁膜18及び絶縁膜19は、表面S7を介して光ガイド層13に接している。   The optical confinement layer 15 and the contact layer 17 form a stripe-shaped portion 25. The stripe-shaped portion 25 has a convex shape extending in the y-axis direction provided on a part of the surface S7 of the light guide layer 13 (this surface is on the opposite side of the interface with the light emitting layer 11). On the surface S7 of the light guide layer 13, an insulating film 18, a stripe-shaped portion 25, and an insulating film 19 are sequentially arranged along the x-axis direction. The stripe-shaped portion 25 is provided between the insulating film 18 and the insulating film 19 and is in contact with the insulating film 18 and the insulating film 19. The insulating film 18 and the insulating film 19 are in contact with the light guide layer 13 through the surface S7.

次に、LD1の実施例を説明する。GaN基板3の主面S1は、m軸方向に75度オフ面((20−21)面)となっている。光閉じ込め層7は、InAlGaN(Inの組成比は3%であり、Alの組成比は14%である)又はAlGaN(Alの組成比は7%である)からなり、1200nm程度の厚みを有する。光ガイド層9及び光ガイド層13は、何れも、InGaN(Inの組成比は3%である)からなり、100nm程度の厚みを有する。発光層11の複数の井戸層は、何れも、InGaN(Inの組成比は30%である)からなり、3nm程度の厚みを有する。発光層11の複数の障壁層は、何れも、InGaN(Inの組成比は0〜3%である)からなり、10nm程度の厚みを有する。発光層11は、520nm帯の光を発光する。   Next, an example of the LD 1 will be described. The main surface S1 of the GaN substrate 3 is a 75-degree off-surface ((20-21) surface) in the m-axis direction. The optical confinement layer 7 is made of InAlGaN (In composition ratio is 3%, Al composition ratio is 14%) or AlGaN (Al composition ratio is 7%) and has a thickness of about 1200 nm. . Both the light guide layer 9 and the light guide layer 13 are made of InGaN (In composition ratio is 3%) and have a thickness of about 100 nm. Each of the plurality of well layers of the light emitting layer 11 is made of InGaN (the composition ratio of In is 30%) and has a thickness of about 3 nm. Each of the plurality of barrier layers of the light emitting layer 11 is made of InGaN (the composition ratio of In is 0 to 3%) and has a thickness of about 10 nm. The light emitting layer 11 emits light in the 520 nm band.

光閉じ込め層15は、p型ドープされたAlGaN(Alの組成比は7%)又はp型ドープされたInAlGaN(Inの組成比は3%であり、Alの組成比は14%である)からなり、400nm程度の厚みを有する。接触層17は、p型ドープされたInGaN又はp型ドープされたInAlGaNからなり、10〜50nm程度の厚みを有する。接触層17がp型ドープされたInGaNからなる場合、接触層17のInの組成比は1%以上20%以下の範囲内にある。接触層17がp型ドープされたInAlGaNからなる場合、接触層17のInの組成比は、接触層17のAlの組成比に0.22を乗じた値よりも大きい値となっている。光閉じ込め層15のバンドギャップエネルギーは、接触層17のバンドギャップエネルギーよりも大きい。   The optical confinement layer 15 is made of p-type doped AlGaN (Al composition ratio is 7%) or p-type doped InAlGaN (In composition ratio is 3% and Al composition ratio is 14%). And has a thickness of about 400 nm. The contact layer 17 is made of p-type doped InGaN or p-type doped InAlGaN, and has a thickness of about 10 to 50 nm. When the contact layer 17 is made of p-type doped InGaN, the In composition ratio of the contact layer 17 is in the range of 1% to 20%. When the contact layer 17 is made of p-type doped InAlGaN, the In composition ratio of the contact layer 17 is larger than the value obtained by multiplying the Al composition ratio of the contact layer 17 by 0.22. The band gap energy of the optical confinement layer 15 is larger than the band gap energy of the contact layer 17.

絶縁膜19は、SiOからなる。p電極21は、Ni/Au、Pt/Pd、Pd/Au、Al/Ti/Al、Ni/Pt/Au及びPd/Pt/Auの何れかからなる。n電極23は、Ti/Alからなる。 Insulating film 19 is made of SiO 2. The p electrode 21 is made of any one of Ni / Au, Pt / Pd, Pd / Au, Al / Ti / Al, Ni / Pt / Au, and Pd / Pt / Au. The n electrode 23 is made of Ti / Al.

また、窒化ガリウム系半導体領域5の基準平面S5に沿った方向の幅は400μm程度であり、基準平面S5に直交する方向の高さは100μm程度である。ストライプ形状部分25は、窒化ガリウム系半導体領域5の基準平面S5に沿った方向の幅が2μm程度であり、基準平面S5に直交する方向の高さが1μm程度である。   The width of the gallium nitride based semiconductor region 5 in the direction along the reference plane S5 is about 400 μm, and the height in the direction perpendicular to the reference plane S5 is about 100 μm. The stripe-shaped portion 25 has a width in the direction along the reference plane S5 of the gallium nitride based semiconductor region 5 of about 2 μm and a height in the direction perpendicular to the reference plane S5 of about 1 μm.

次に、実施例に係るLD1の製造方法の概略について説明する。まず、GaN基板3に相当するGaN基板の表面に、窒化ガリウム系半導体領域5に相当する窒化ガリウム系半導体領域を形成した。次に、ドライエッチングによってストライプ形状部分25に相当する部分を形成した。次に、このドライエッチングによって除去された部分に絶縁膜18及び絶縁膜19に相当するSiO絶縁膜をスパッタリングによって成膜し、この後、p電極21を形成し、複数のLD1に分割した。 Next, the outline of the manufacturing method of LD1 which concerns on an Example is demonstrated. First, a gallium nitride based semiconductor region corresponding to the gallium nitride based semiconductor region 5 was formed on the surface of the GaN substrate corresponding to the GaN substrate 3. Next, a portion corresponding to the stripe-shaped portion 25 was formed by dry etching. Next, a SiO 2 insulating film corresponding to the insulating film 18 and the insulating film 19 was formed by sputtering on the portion removed by the dry etching, and then a p-electrode 21 was formed and divided into a plurality of LDs 1.

以上説明した本実施例に係るLD1によれば、主面S1とGaN基板3のc軸方向に直交する面との成す角(傾斜角度θ)が、40度より大きく90度より小さい範囲、又は、150度以上180度未満の範囲、の何れかに含まれる値の場合、GaN基板3と窒化ガリウム系半導体領域5とが格子整合しているので、p型ドープされたInGaN又はp型ドープされたInAlGaNからなる接触層17内には基準平面S5に沿った向きに圧縮応力が生じており、よって、負のピエゾ電界が生じている。このような負のピエゾ電界によって、接触層17内のエネルギーバンドがショットキー障壁の低減する方向に変化する。したがって、LD1の動作電圧が低減される。実際、本実施例に係るLD1の接触層17に替えてp型ドープされたGaNからなる接触層17aを用いた他のLDの動作電圧の実測値が10(ボルト)であったが、本実施例に係るLD1の動作電圧の実測値は6(ボルト)であった。   According to LD1 which concerns on the present Example demonstrated above, the angle (inclination angle (theta)) which main surface S1 and the surface orthogonal to the c-axis direction of GaN board | substrate 3 make is the range larger than 40 degree | times and smaller than 90 degree | times, or In the case of a value included in the range of 150 degrees or more and less than 180 degrees, since the GaN substrate 3 and the gallium nitride based semiconductor region 5 are lattice-matched, p-type doped InGaN or p-type doped In the contact layer 17 made of InAlGaN, compressive stress is generated in the direction along the reference plane S5, and thus a negative piezoelectric field is generated. By such a negative piezoelectric field, the energy band in the contact layer 17 changes in the direction in which the Schottky barrier is reduced. Therefore, the operating voltage of LD1 is reduced. Actually, the measured value of the operating voltage of another LD using the contact layer 17a made of p-type doped GaN instead of the contact layer 17 of the LD 1 according to the present embodiment was 10 (volts). The measured value of the operating voltage of the LD 1 according to the example was 6 (volts).

図2(A)に、光閉じ込め層15及び接触層17のバンドギャップを示す。図2(B)には、本実施例に係るLD1の接触層17に替えてp型ドープされたGaNからなる接触層17aを用いた上記他のLDの光閉じ込め層15及び接触層17aのバンドギャップを示す。図中符号Fはフェルミ準位を示し、図中符号Hは、ホール電流の向きを示す。図2(A)及び図2(B)に示すように、本実施例に係るLD1の接触層17のバンドギャップは、本実施例に係るLD1の接触層17のショットキー障壁SB1が上記の他のLDの接触層17aのショットキー障壁SB2よりも低減する方向に変化している。   FIG. 2A shows the band gaps of the optical confinement layer 15 and the contact layer 17. FIG. 2B shows the band of the optical confinement layer 15 and the contact layer 17a of the other LD using the contact layer 17a made of p-type doped GaN instead of the contact layer 17 of the LD 1 according to this embodiment. Indicates a gap. The symbol F in the figure indicates the Fermi level, and the symbol H in the figure indicates the direction of the hole current. As shown in FIGS. 2A and 2B, the band gap of the contact layer 17 of the LD1 according to this embodiment is different from that of the Schottky barrier SB1 of the contact layer 17 of the LD1 according to this embodiment. The contact layer 17a of the LD changes in a direction to be lower than the Schottky barrier SB2.

また、接触層17がp型ドープされたInGaNからなる場合、接触層17のInの組成比が1%以上の場合に接触層17内のエネルギーバンドのショットキー障壁が低減され、接触層17のInの組成比が20%を超えると10−50nmの厚みの接触層17において格子緩和により圧縮応力が解放されることから、接触層17のInの組成比を1%以上20%以下の範囲内とした。また、接触層17がp型ドープされたInAlGaNからなる場合、接触層17がGaN基板3に対して圧縮応力を持つようにするために、接触層17のAlの組成比を、接触層17のInの組成比に0.33を乗じた値よりも小さい値とした。また、傾斜角度θが63度以上83度未満の範囲内にあれば、負のピエゾが最大になるので、本実施例に係るLD1の駆動電圧が十分に低減できる。また、上記他のLDが500nm以上のピーク波長の光を発光する構成であれば発光層11での電圧降下が顕著となりLD1全体の駆動電圧が高くなるが、本実施例に係るLD1は、520nm帯の光を発光するものであるが、上記他のLDに比較して駆動電圧が低減できる。   Further, when the contact layer 17 is made of p-type doped InGaN, the Schottky barrier of the energy band in the contact layer 17 is reduced when the In composition ratio of the contact layer 17 is 1% or more. When the In composition ratio exceeds 20%, the compressive stress is released by lattice relaxation in the contact layer 17 having a thickness of 10-50 nm, so that the In composition ratio of the contact layer 17 is within the range of 1% to 20%. It was. Further, when the contact layer 17 is made of p-type doped InAlGaN, the Al composition ratio of the contact layer 17 is set so that the contact layer 17 has a compressive stress with respect to the GaN substrate 3. The value was smaller than the value obtained by multiplying the In composition ratio by 0.33. Further, if the tilt angle θ is in the range of 63 degrees or more and less than 83 degrees, the negative piezo is maximized, so that the driving voltage of the LD 1 according to the present embodiment can be sufficiently reduced. Further, if the other LD emits light having a peak wavelength of 500 nm or more, the voltage drop in the light emitting layer 11 becomes remarkable and the driving voltage of the entire LD 1 becomes high. However, the LD 1 according to the present embodiment has a wavelength of 520 nm. Although it emits band light, the driving voltage can be reduced as compared with the other LDs.

以上、好適な実施の形態において本発明の原理を図示し説明してきたが、本発明は、そのような原理から逸脱することなく配置および詳細において変更され得ることは、当業者によって認識される。本発明は、本実施の形態に開示された特定の構成に限定されるものではない。したがって、特許請求の範囲およびその精神の範囲から来る全ての修正および変更に権利を請求する。   While the principles of the invention have been illustrated and described in the preferred embodiments, it will be appreciated by those skilled in the art that the invention can be modified in arrangement and detail without departing from such principles. The present invention is not limited to the specific configuration disclosed in the present embodiment. We therefore claim all modifications and changes that come within the scope and spirit of the following claims.

1…LD、3…GaN基板、5…窒化ガリウム系半導体領域、7…光閉じ込め層、9…光ガイド層、11…発光層、13…光ガイド層、15…光閉じ込め層、17…接触層、S1…主面、S3…界面、S5…基準平面、21…p電極、23…n電極、25…ストライプ形状部分、S7…表面、18,19…絶縁膜   DESCRIPTION OF SYMBOLS 1 ... LD, 3 ... GaN substrate, 5 ... Gallium nitride system semiconductor region, 7 ... Light confinement layer, 9 ... Light guide layer, 11 ... Light emitting layer, 13 ... Light guide layer, 15 ... Light confinement layer, 17 ... Contact layer , S1 ... main surface, S3 ... interface, S5 ... reference plane, 21 ... p electrode, 23 ... n electrode, 25 ... stripe-shaped portion, S7 ... surface, 18, 19 ... insulating film

Claims (2)

窒化物系半導体発光素子であって、
GaN基板と、
前記GaN基板の主面に設けられており発光層を含む六方晶系の窒化ガリウム系半導体領域と、
前記窒化ガリウム系半導体領域上に設けられており金属からなる電極と
を備え、
前記窒化ガリウム系半導体領域は、歪みを内包する接触層を含み、
前記接触層は前記電極と接しており、
前記主面は、前記GaN基板のc軸方向に直交する面から前記GaN基板のm軸に向けて所定の傾斜角度で傾斜した基準平面に沿って延びており、
前記傾斜角度は、63度以上83度未満の範囲に含まれ、
前記窒化ガリウム系半導体領域は、前記GaN基板に格子整合しており、
前記接触層は、p型ドープされたInGaN、又は、p型ドープされたInAlGaNからなり、
前記接触層がp型ドープされたInGaNからなる場合、前記接触層のInの組成比は1%以上20%以下の範囲内にあり、前記接触層がp型ドープされたInAlGaNからなる場合、前記接触層のInの組成比は、前記接触層のAlの組成比に0.22を乗じた値よりも大きい、ことを特徴とする窒化物系半導体発光素子。
A nitride semiconductor light emitting device,
A GaN substrate;
A hexagonal gallium nitride semiconductor region including a light emitting layer provided on the main surface of the GaN substrate;
An electrode made of a metal provided on the gallium nitride based semiconductor region,
The gallium nitride based semiconductor region includes a contact layer containing strain,
The contact layer is in contact with the electrode;
The main surface extends along a reference plane inclined at a predetermined inclination angle from a surface orthogonal to the c-axis direction of the GaN substrate toward the m-axis of the GaN substrate,
The inclination angle is included in a range of 63 degrees or more and less than 83 degrees,
The gallium nitride based semiconductor region is lattice-matched to the GaN substrate,
The contact layer is made of p-type doped InGaN or p-type doped InAlGaN,
When the contact layer is made of p-type doped InGaN, the In composition ratio of the contact layer is in the range of 1% to 20%, and when the contact layer is made of p-type doped InAlGaN, The nitride-based semiconductor light-emitting device, wherein the In composition ratio of the contact layer is larger than a value obtained by multiplying the Al composition ratio of the contact layer by 0.22.
前記発光層は、500nm以上の所定範囲内にピーク波長を有する光を発光する、ことを特徴とする請求項1に記載の窒化物系半導体発光素子。   2. The nitride-based semiconductor light-emitting element according to claim 1, wherein the light-emitting layer emits light having a peak wavelength within a predetermined range of 500 nm or more.
JP2012003323A 2012-01-11 2012-01-11 Nitride-based semiconductor light-emitting element Pending JP2012094896A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2012003323A JP2012094896A (en) 2012-01-11 2012-01-11 Nitride-based semiconductor light-emitting element

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2012003323A JP2012094896A (en) 2012-01-11 2012-01-11 Nitride-based semiconductor light-emitting element

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
JP2009166924A Division JP4905514B2 (en) 2009-07-15 2009-07-15 Nitride semiconductor light emitting device

Publications (2)

Publication Number Publication Date
JP2012094896A true JP2012094896A (en) 2012-05-17
JP2012094896A5 JP2012094896A5 (en) 2012-10-04

Family

ID=46387831

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2012003323A Pending JP2012094896A (en) 2012-01-11 2012-01-11 Nitride-based semiconductor light-emitting element

Country Status (1)

Country Link
JP (1) JP2012094896A (en)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009016467A (en) * 2007-07-03 2009-01-22 Sony Corp Gallium-nitride-based semiconductor element, and optical device and image display device using the same
JP2009094360A (en) * 2007-10-10 2009-04-30 Rohm Co Ltd Semiconductor laser diode
WO2009081762A1 (en) * 2007-12-21 2009-07-02 Sanyo Electric Co., Ltd. Nitride semiconductor light emitting diode, nitride semiconductor laser element, methods for manufacturing such diode and element, and method for forming nitride semiconductor layer

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009016467A (en) * 2007-07-03 2009-01-22 Sony Corp Gallium-nitride-based semiconductor element, and optical device and image display device using the same
JP2009094360A (en) * 2007-10-10 2009-04-30 Rohm Co Ltd Semiconductor laser diode
WO2009081762A1 (en) * 2007-12-21 2009-07-02 Sanyo Electric Co., Ltd. Nitride semiconductor light emitting diode, nitride semiconductor laser element, methods for manufacturing such diode and element, and method for forming nitride semiconductor layer

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
JPN7013004553; R.Sharma, P.N.Pattison, and H.Masui, et al.: 'Demonstration of a semipolar (10-1-3) InGaN/GaN green light emitting diode' APPLIED PHYSICS LETTERS 87, 200511, pp.231110-1-pp.231110-3, American institute of Physics *

Similar Documents

Publication Publication Date Title
JP2007081180A (en) Semiconductor light-emitting element
JP4892618B2 (en) Semiconductor light emitting device
JP2007243219A (en) Semiconductor device
JP2008277539A (en) Nitride semiconductor light-emitting element
KR101199677B1 (en) Semiconductor light-emitting device and method for manufacturing same
JP2009071162A (en) Semiconductor device and method of manufacturing semiconductor device
JP2007214221A (en) Nitride semiconductor laser device
JP2006245165A (en) Semiconductor light-emitting element
JP2013239471A (en) Method of manufacturing light-emitting diode element
JP2011091251A (en) Nitride semiconductor light-emitting device
JP6912478B2 (en) Semiconductor light emitting element and manufacturing method of semiconductor light emitting element
JP4905514B2 (en) Nitride semiconductor light emitting device
JP5337862B2 (en) Semiconductor light emitting device
JP2011054677A (en) Semiconductor light-emitting device
JP5344676B2 (en) LIGHT EMITTING BOARD AND LIGHT EMITTING ELEMENT
WO2007032355A1 (en) Semiconductor light-emitting device
JP2012094896A (en) Nitride-based semiconductor light-emitting element
WO2020105362A1 (en) Nitride semiconductor laser element and method for manufacturing nitride semiconductor laser element
JP6371980B2 (en) Semiconductor light emitting device
JPWO2015001692A1 (en) Semiconductor light emitting device
JP7239696B2 (en) Edge-emitting semiconductor laser
JPWO2019130655A1 (en) Nitride semiconductor laser device
JP5554387B2 (en) Semiconductor light emitting device
JP2013069945A (en) Nitride semiconductor laser element
JP2007081182A (en) Semiconductor light-emitting element

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20120713

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20120821

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20130829

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20131217

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20140902