JP2011129643A5 - Semiconductor device and manufacturing method thereof - Google Patents

Semiconductor device and manufacturing method thereof Download PDF

Info

Publication number
JP2011129643A5
JP2011129643A5 JP2009285508A JP2009285508A JP2011129643A5 JP 2011129643 A5 JP2011129643 A5 JP 2011129643A5 JP 2009285508 A JP2009285508 A JP 2009285508A JP 2009285508 A JP2009285508 A JP 2009285508A JP 2011129643 A5 JP2011129643 A5 JP 2011129643A5
Authority
JP
Japan
Prior art keywords
insulating layer
semiconductor chip
semiconductor
semi
cured
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2009285508A
Other languages
Japanese (ja)
Other versions
JP2011129643A (en
JP5383464B2 (en
Filing date
Publication date
Application filed filed Critical
Priority to JP2009285508A priority Critical patent/JP5383464B2/en
Priority claimed from JP2009285508A external-priority patent/JP5383464B2/en
Publication of JP2011129643A publication Critical patent/JP2011129643A/en
Publication of JP2011129643A5 publication Critical patent/JP2011129643A5/en
Application granted granted Critical
Publication of JP5383464B2 publication Critical patent/JP5383464B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Description

本発明は、導体装置及びその製造方法に関する。 The present invention relates to a method of manufacturing a semi-conductor device and its.

本発明は、これらの問題点を解決するためになされたものであって、信頼性を高めた半導体装置及びその製造方法を提供し、工程の簡素化を図ることを目的とする。 The present invention was made in order to solve these problems, and provide a semiconductor device and its manufacturing method with improved reliability, and an object thereof is to simplify the process.

本半導体装置の一の形態は、電極パッドを備えた半導体チップと、一端面がシード層を介して前記電極パッドと接続された接続電極と、前記接続電極の他端面を露出するように前記半導体チップ上に形成された第1絶縁層と、前記第1絶縁層上に形成され、前記接続電極の他端面と接続された配線と、前記配線を覆うように前記第1絶縁層に積層され、前記配線の一部を露出する第2絶縁層と、を有し、前記第1絶縁層及び前記第2絶縁層は前記半導体チップの側面に沿って延在し、前記第1絶縁層及び前記第2絶縁層が形成するコーナー部がテーパ形状であることを要件とする。
又、本半導体装置の他の形態は、電極パッドを備えた半導体チップと、一端面がシード層を介して前記電極パッドと接続された接続電極と、前記接続電極の他端面を露出するように前記半導体チップ上に形成された絶縁層と、前記接続電極の他端面と接続された外部接続端子と、を有し、前記絶縁層は前記半導体チップの側面に沿って延在し、前記絶縁層が形成するコーナー部がテーパ形状であることを要件とする。
又、本半導体装置の製造方法は、電極パッドを備えた半導体チップが複数配置された半導体基板を準備し各々の半導体チップの電極パッド上に、一端面がシード層を介して前記電極パッドと接続された接続電極を形成する工程と前記接続電極の他端面を露出するように、前記半導体基板上に半硬化状態の絶縁層を形成する工程と、半硬化状態の前記絶縁層が形成された前記半導体基板を個片化し、半硬化状態の前記絶縁層を有する複数の半導体チップを形成する工程と、前記半導体チップのコーナー部に対応する位置にテーパ部を有する金型を用いて、半硬化状態の前記絶縁層を前記半導体チップの側面に回し込ませて、前記絶縁層からなり前記半導体チップの側面に密着した保護層を形成する工程とを有することを要件とする。
In one embodiment of the present semiconductor device, the semiconductor chip having an electrode pad, a connection electrode having one end surface connected to the electrode pad via a seed layer, and the other end surface of the connection electrode are exposed. A first insulating layer formed on the chip, a wiring formed on the first insulating layer, connected to the other end surface of the connection electrode, and laminated on the first insulating layer so as to cover the wiring, A second insulating layer exposing a part of the wiring, wherein the first insulating layer and the second insulating layer extend along a side surface of the semiconductor chip, and the first insulating layer and the first insulating layer corners 2 insulating layer is formed to a requirement tapered der Rukoto.
In another form of the semiconductor device, a semiconductor chip having an electrode pad, a connection electrode having one end surface connected to the electrode pad via a seed layer, and the other end surface of the connection electrode are exposed. An insulating layer formed on the semiconductor chip; and an external connection terminal connected to the other end surface of the connection electrode, the insulating layer extending along a side surface of the semiconductor chip, and the insulating layer It is a requirement that the corner formed by the taper has a tapered shape.
In the method of manufacturing the semiconductor device includes providing a semiconductor substrate having a semiconductor chip with electrode pads are more disposed to each of the semiconductor chip on the electrode pad, and the electrode pad end surface via the seed layer Forming a connected connection electrode; forming a semi-cured insulating layer on the semiconductor substrate to expose the other end surface of the connection electrode; and forming the semi-cured insulating layer. The semiconductor substrate is separated into pieces and a plurality of semiconductor chips having the semi-cured insulating layer are formed, and a mold having a tapered portion at a position corresponding to a corner portion of the semiconductor chip is used. the insulating layer of the cured by incorporated turning on a side surface of the semiconductor chip, Engineering and as you form a protective layer in close contact with the side surface of the semiconductor chip made from the insulating layer may be a requirement that has a.

頼性を高めた半導体装置及びその製造方法を提供することができ、また、工程の簡素化を図ることができる。 Can provide a semiconductor device and its manufacturing method with increased reliability, also, it is possible to simplify the process.

図10の(b)は、(a)のU部の詳細を示している。金型母体103は、その内部に設けられた、それぞれのプレス金型104を保持する箇所に、プレス金型104の水平方向(x−y方向)の位置調整及び固定用のクランプ15と、プレス金型104の垂直方向(z方向)の位置調整固定手段106と、プレス金型104の水平方向の円滑な摺動を可能とする摺動手段107とを有している。プレス金型104に、金型内部の垂直面Mとθの角度(0度<θ<90度)を有するテーパ部Tを設け、半硬化状態の絶縁層等にプレス加工を行うと、絶縁層を半導体チップの側面に回し込ませることができる。矩形形状のCSPの個片に対して、金型内部のテーパ部Tは、四角錐の稜の部分がラウンドされた面を有する形状を有する。 (B) of FIG. 10 shows details of the U portion of (a). The mold base 103 has clamps 15 and 15 for adjusting the position of the press mold 104 in the horizontal direction (xy direction) and fixing the press molds 104 at positions where the respective press molds 104 are provided. , A position adjusting and fixing means 106 in the vertical direction (z direction) of the press mold 104 and a sliding means 107 that enables the press mold 104 to slide smoothly in the horizontal direction. When the press mold 104 is provided with a taper portion T having an angle θ with respect to the vertical surface M inside the mold (0 degree <θ <90 degrees), and the semi-cured insulating layer or the like is pressed, the insulating layer Can be turned into the side surface of the semiconductor chip. The taper portion T inside the mold has a shape having a rounded surface of a quadrangular pyramid ridge with respect to the rectangular CSP piece.

50 半導体ウエハ
50b 半導体ウエハ50の裏面
51 接続電極
51a,51b 接続電極51の端面
52 半導体集積回路
53 電極パッド
54 保護膜
56,84 シード層
57,85 フォトレジスト層
59,81 絶縁層
61 外部接続端子
63 スクライブライン
64,88 チップサイズパッケージ(CSP)
65 ダイシングテープ
66 半導体チップ
67 金型
68 絶縁層のコーナー部及び側面部
69 保護層
82 配線
86 第2絶縁層
87 外部接続端子のための開口部
101 プレス機器
102 プレス手段
103 金型母体
104,111 プレス金型
105 プレス基盤
106 プレス金型104の垂直方向の位置調整固定手段
107 プレス金型104用の摺動手段
112 フッ素樹脂
115 クランプ
150 接続層
160 再配線層
200,210 ウエハレベルパッケージ(WLP)
b 外部接続端子61の透視図における直径
D1,D2,D5,D6 半導体チップの底辺の長さ
D3,D4,D7,D8 金型67のプレス用開口部各辺の長さ
E1,E2,E3,E4,F1,F2,F3,F4 金型の各部寸法
h1 外部接続端子61の高さ
H1,H2 ブレードの高さ位置
M 金型内部における垂直面
p 保護層の長さ
t1,t2,t3,t4 絶縁層の厚さ
T 金型内部におけるテーパ面
θ 金型内部におけるテーパ面Tと垂直面Mとのなす角
50 Semiconductor wafer 50b Back surface 51 of semiconductor wafer 50 Connection electrodes 51a, 51b End face 52 of connection electrode 51 Semiconductor integrated circuit 53 Electrode pad 54 Protective film 56, 84 Seed layer 57, 85 Photoresist layer 59, 81 Insulating layer 61 External connection terminal 63 Scribe line 64, 88 Chip size package (CSP)
65 Dicing tape 66 Semiconductor chip 67 Die 68 Corner and side part of insulating layer 69 Protective layer 82 Wiring 86 Second insulating layer 87 Opening 101 for external connection terminal Press device 102 Press means 103 Mold bases 104 and 111 Press mold 105 Press base 106 Vertical position adjustment fixing means 107 of the press mold 104 Sliding means 112 for the press mold 104 Fluororesin
115 Clamp 150 Connection Layer 160 Redistribution Layer 200, 210 Wafer Level Package (WLP)
b Diameters D1, D2, D5, D6 in the perspective view of the external connection terminal 61 Lengths D3, D4, D7, D8 of the bottom side of the semiconductor chip Lengths E1, E2, E3 of the sides of the pressing opening of the die 67 E4, F1, F2, F3, F4 Dimensions of the mold h1 Height of the external connection terminal 61 H1, H2 Height position of the blade M Vertical plane inside the mold p Length of the protective layer t1, t2, t3, t4 Insulating layer thickness T Tapered surface in the mold θ Angle formed by the taper surface T and the vertical surface M in the mold

Claims (10)

電極パッドを備えた半導体チップと、
一端面がシード層を介して前記電極パッドと接続された接続電極と、
前記接続電極の他端面を露出するように前記半導体チップ上に形成された第1絶縁層と、
前記第1絶縁層上に形成され、前記接続電極の他端面と接続された配線と、
前記配線を覆うように前記第1絶縁層に積層され、前記配線の一部を露出する第2絶縁層と、を有し、
前記第1絶縁層及び前記第2絶縁層は前記半導体チップの側面に沿って延在し、前記第1絶縁層及び前記第2絶縁層が形成するコーナー部がテーパ形状である半導体装置。
A semiconductor chip with electrode pads;
A connection electrode having one end face connected to the electrode pad via a seed layer;
A first insulating layer formed on the semiconductor chip so as to expose the other end surface of the connection electrode;
A wiring formed on the first insulating layer and connected to the other end surface of the connection electrode;
A second insulating layer laminated on the first insulating layer so as to cover the wiring and exposing a part of the wiring;
The semiconductor device, wherein the first insulating layer and the second insulating layer extend along a side surface of the semiconductor chip, and a corner portion formed by the first insulating layer and the second insulating layer is tapered.
前記半導体チップ上に前記電極パッドを露出する保護膜が形成され、
前記第1絶縁層は前記保護膜の上面に形成され、前記半導体チップの側面に延在して前記保護膜の側面を覆っている請求項1記載の半導体装置。
A protective film exposing the electrode pad is formed on the semiconductor chip,
The semiconductor device according to claim 1, wherein the first insulating layer is formed on an upper surface of the protective film and extends to a side surface of the semiconductor chip to cover the side surface of the protective film.
電極パッドを備えた半導体チップと、
一端面がシード層を介して前記電極パッドと接続された接続電極と、
前記接続電極の他端面を露出するように前記半導体チップ上に形成された絶縁層と、
前記接続電極の他端面と接続された外部接続端子と、を有し、
前記絶縁層は前記半導体チップの側面に沿って延在し、前記絶縁層が形成するコーナー部がテーパ形状である半導体装置。
A semiconductor chip with electrode pads;
A connection electrode having one end face connected to the electrode pad via a seed layer;
An insulating layer formed on the semiconductor chip so as to expose the other end surface of the connection electrode;
An external connection terminal connected to the other end surface of the connection electrode,
The semiconductor device, wherein the insulating layer extends along a side surface of the semiconductor chip, and a corner portion formed by the insulating layer is tapered.
前記半導体チップ上に前記電極パッドを露出する保護膜が形成され、
前記絶縁層は前記保護膜の上面に形成され、前記半導体チップの側面に延在して前記保護膜の側面を覆っている請求項3記載の半導体装置。
A protective film exposing the electrode pad is formed on the semiconductor chip,
The semiconductor device according to claim 3, wherein the insulating layer is formed on an upper surface of the protective film and extends to a side surface of the semiconductor chip to cover the side surface of the protective film.
電極パッドを備えた半導体チップが複数配置された半導体基板を準備し各々の半導体チップの電極パッド上に、一端面がシード層を介して前記電極パッドと接続された接続電極を形成する工程と
前記接続電極の他端面を露出するように、前記半導体基板上に半硬化状態の絶縁層を形成する工程と、
半硬化状態の前記絶縁層が形成された前記半導体基板を個片化し、半硬化状態の前記絶縁層を有する複数の半導体チップを形成する工程と、
前記半導体チップのコーナー部に対応する位置にテーパ部を有する金型を用いて、半硬化状態の前記絶縁層を前記半導体チップの側面に回し込ませて、前記絶縁層からなり前記半導体チップの側面に密着した保護層を形成する工程とを有する半導体装置の製造方法。
A step of semiconductor chips having electrode pads prepares a plurality arranged semiconductor substrate, to each of the semiconductor chip on the electrode pad to form the connection electrode having an end surface is connected to the electrode pad through the seed layer ,
Forming a semi-cured insulating layer on the semiconductor substrate so as to expose the other end surface of the connection electrode;
Separating the semiconductor substrate on which the semi-cured insulating layer is formed, and forming a plurality of semiconductor chips having the semi-cured insulating layer;
Using a mold having a tapered portion at a position corresponding to the corner portion of the semiconductor chip, the semi-cured insulating layer is turned into the side surface of the semiconductor chip, and the side surface of the semiconductor chip is made of the insulating layer. method of manufacturing a semiconductor device having a factory as a, that to form a protective layer in close contact with the.
前記絶縁層を形成する工程の後、前記絶縁層上に前記接続電極と接続される配線を形成する工程と、前記配線を覆って前記絶縁層上に半硬化状態の第2絶縁層を形成する工程と、を有し、
前記保護層を形成する工程では、前記半導体チップのコーナー部に対応する位置にテーパ部を有する金型を用いて、半硬化状態の前記絶縁層及び半硬化状態の前記第2絶縁層を前記半導体チップの側面に回し込ませて、前記絶縁層及び前記第2絶縁層からなり前記半導体チップの側面に密着した保護層を形成する請求項記載の半導体装置の製造方法。
After the step of forming the insulating layer, a step of forming a wiring connected to the connection electrode on the insulating layer, and forming a semi-cured second insulating layer on the insulating layer so as to cover the wiring And having a process
In the step of forming the protective layer, the semi-cured insulating layer and the semi-cured second insulating layer are formed on the semiconductor using a mold having a tapered portion at a position corresponding to a corner of the semiconductor chip. 6. The method of manufacturing a semiconductor device according to claim 5 , wherein a protective layer formed of the insulating layer and the second insulating layer and being in close contact with the side surface of the semiconductor chip is formed around the side surface of the chip .
前記保護層を形成する工程の後、半硬化状態の前記絶縁層を硬化させる工程、又は、半硬化状態の前記絶縁層及び半硬化状態の前記第2絶縁層を硬化させる工程を有する請求項5又は6記載の半導体装置の製造方法。6. The method of curing the semi-cured insulating layer after the step of forming the protective layer, or curing the semi-cured insulating layer and the semi-cured second insulating layer. Or the manufacturing method of the semiconductor device of 6. 前記テーパ部の前記半導体チップに接する面は、前記金型内部の垂直面に対して0度超、90度未満の角度をなすテーパ面を有する請求項5乃至7の何れか一項記載の半導体装置の製造方法。 Surface in contact with the semiconductor chip of the tapered portion is 0 degree than to the mold inside the vertical plane, any one of Motomeko 5-7 that having a tapered surface at an angle less than 90 degrees The manufacturing method of the semiconductor device of description. 前記金型の材料は、ステンレスである請求項5乃至8の何れか一項記載の半導体装置の製造方法。 The method for manufacturing a semiconductor device according to claim 5 , wherein a material of the mold is stainless steel. 前記テーパ部の前記半導体チップに接する面は、フッ素樹脂で被覆されている請求項乃至の何れか一項記載の半導体装置の製造方法。 The surface in contact with the semiconductor chip of the tapered portion, a method of manufacturing a semiconductor device according to one of Motomeko 5-9 that have been coated with a fluorine resin.
JP2009285508A 2009-12-16 2009-12-16 Semiconductor device and manufacturing method thereof Active JP5383464B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2009285508A JP5383464B2 (en) 2009-12-16 2009-12-16 Semiconductor device and manufacturing method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2009285508A JP5383464B2 (en) 2009-12-16 2009-12-16 Semiconductor device and manufacturing method thereof

Publications (3)

Publication Number Publication Date
JP2011129643A JP2011129643A (en) 2011-06-30
JP2011129643A5 true JP2011129643A5 (en) 2012-12-13
JP5383464B2 JP5383464B2 (en) 2014-01-08

Family

ID=44291935

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2009285508A Active JP5383464B2 (en) 2009-12-16 2009-12-16 Semiconductor device and manufacturing method thereof

Country Status (1)

Country Link
JP (1) JP5383464B2 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6319026B2 (en) 2014-09-29 2018-05-09 日亜化学工業株式会社 Light emitting device and manufacturing method thereof
JP6604476B2 (en) * 2016-03-11 2019-11-13 パナソニックIpマネジメント株式会社 Device chip manufacturing method

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000150705A (en) * 1998-11-10 2000-05-30 Hitachi Ltd Semiconductor device and manufacture thereof
JP4995551B2 (en) * 2006-12-01 2012-08-08 ローム株式会社 Semiconductor device and manufacturing method of semiconductor device
JP5028988B2 (en) * 2006-12-13 2012-09-19 ヤマハ株式会社 Manufacturing method of semiconductor device
JP2009239213A (en) * 2008-03-28 2009-10-15 Denso Corp Chip-size package and method of manufacturing the same

Similar Documents

Publication Publication Date Title
TWI336502B (en) Semiconductor package and semiconductor device and the method of making the same
US20140042638A1 (en) Semiconductor package and method of fabricating the same
TWI463619B (en) Semiconductor package and method of forming the same
JP5232185B2 (en) Manufacturing method of semiconductor device
TW200731503A (en) Stacked semiconductor structure and fabrication method thereof
CN103050462A (en) Semiconductor device package and method
TW533516B (en) A method of manufacturing a semiconductor device
TWI550783B (en) Fabrication method of electronic package and electronic package structure
Takekoshi et al. Warpage suppression during FO-WLP fabrication process
US20120129315A1 (en) Method for fabricating semiconductor package
JP2010232471A (en) Method for producing semiconductor device, and semiconductor device
KR20110076604A (en) Pop package and method for manufacturing thereof
JP2009272512A (en) Method of manufacturing semiconductor device
JP2011129643A5 (en) Semiconductor device and manufacturing method thereof
JP2004349461A (en) Method of manufacturing semiconductor device
TW554501B (en) Substrate for semiconductor package
TW201631718A (en) Chip package and manufacturing method thereof
US20140091472A1 (en) Semiconductor device and manufacturing method of the same
JP2008288481A (en) Semiconductor device and method for manufacturing the same
TWI736736B (en) Electronic package and method of manufacture
TWI718801B (en) Electronic package manufacturing method
JP5383464B2 (en) Semiconductor device and manufacturing method thereof
US7514299B2 (en) Chip package structure and manufacturing method thereof
TW201906023A (en) Method of making chip package structure
TW201832378A (en) Electronic package structure and the manufacture thereof