JP2010258761A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2010258761A5 JP2010258761A5 JP2009106173A JP2009106173A JP2010258761A5 JP 2010258761 A5 JP2010258761 A5 JP 2010258761A5 JP 2009106173 A JP2009106173 A JP 2009106173A JP 2009106173 A JP2009106173 A JP 2009106173A JP 2010258761 A5 JP2010258761 A5 JP 2010258761A5
- Authority
- JP
- Japan
- Prior art keywords
- value
- set value
- signal
- clock signal
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2009106173A JP2010258761A (ja) | 2009-04-24 | 2009-04-24 | クロック分周回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2009106173A JP2010258761A (ja) | 2009-04-24 | 2009-04-24 | クロック分周回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2010258761A JP2010258761A (ja) | 2010-11-11 |
| JP2010258761A5 true JP2010258761A5 (https=) | 2012-04-05 |
Family
ID=43319174
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2009106173A Pending JP2010258761A (ja) | 2009-04-24 | 2009-04-24 | クロック分周回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP2010258761A (https=) |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3624690B2 (ja) * | 1998-05-25 | 2005-03-02 | 松下電器産業株式会社 | パルス演算処理装置 |
| JP4371046B2 (ja) * | 2004-11-24 | 2009-11-25 | ソニー株式会社 | クロック分周回路 |
| JP2006165931A (ja) * | 2004-12-07 | 2006-06-22 | Renesas Technology Corp | 分周回路および通信装置 |
-
2009
- 2009-04-24 JP JP2009106173A patent/JP2010258761A/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2008219877A5 (https=) | ||
| DE502008000252D1 (de) | Erzeugung dekorrelierter signale | |
| JP2015536829A5 (https=) | ||
| JP2008157971A5 (https=) | ||
| WO2012121892A3 (en) | Delay circuitry | |
| WO2012125241A3 (en) | Clock gated power saving shift register | |
| TWD159488S (zh) | 一體式電腦之部分 | |
| WO2008114446A1 (ja) | クロック信号選択回路 | |
| MX2015007707A (es) | Dispositivo de computacion que comprende red de tablas. | |
| JP2010088108A5 (https=) | ||
| JP2011044795A5 (https=) | ||
| TWD165005S (zh) | 顯示面板之圖像 | |
| TWD166522S (zh) | 電腦之部分 | |
| JP2019527884A5 (https=) | ||
| JP2015056892A5 (https=) | ||
| TW200746813A (en) | Direct conversion TV tuner and method thereof | |
| WO2013015853A3 (en) | Shift register with two-phase non-overlapping clocks | |
| GB201209121D0 (en) | Apparatus and method for synchronising signals | |
| WO2012064537A3 (en) | Using a stuttered clock signal to reduce self-induced voltage noise | |
| IN2014DE00028A (https=) | ||
| TW201129889A (en) | Temperature-control circuit of a heating line and a temperature-control method thereof | |
| RU2012126933A (ru) | Обнаружитель-измеритель когерентно-импульсных сигналов | |
| JP2014202892A5 (https=) | ||
| JP2016114379A5 (https=) | ||
| JP2013034188A5 (https=) |