JP2010238813A - Method for manufacturing wiring board - Google Patents

Method for manufacturing wiring board Download PDF

Info

Publication number
JP2010238813A
JP2010238813A JP2009083474A JP2009083474A JP2010238813A JP 2010238813 A JP2010238813 A JP 2010238813A JP 2009083474 A JP2009083474 A JP 2009083474A JP 2009083474 A JP2009083474 A JP 2009083474A JP 2010238813 A JP2010238813 A JP 2010238813A
Authority
JP
Japan
Prior art keywords
polishing
core substrate
lower surfaces
wiring board
manufacturing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2009083474A
Other languages
Japanese (ja)
Other versions
JP5246623B2 (en
Inventor
Hiroshi Takeuchi
浩 武内
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kyocera SLC Technologies Corp
Original Assignee
Kyocera SLC Technologies Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kyocera SLC Technologies Corp filed Critical Kyocera SLC Technologies Corp
Priority to JP2009083474A priority Critical patent/JP5246623B2/en
Publication of JP2010238813A publication Critical patent/JP2010238813A/en
Application granted granted Critical
Publication of JP5246623B2 publication Critical patent/JP5246623B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Abstract

<P>PROBLEM TO BE SOLVED: To provide a method for manufacturing a wiring board that has no deviation in thickness and is suppressed in warpage. <P>SOLUTION: The method for manufacturing the wiring board includes a polishing process to polish upper and lower surfaces of a core substrate 10 with a set of polishing rolls arranged as a pair on upper and lower sides of a transfer path, while the core substrates 10 are kept horizontally and conveyed along the transfer path. For the process, at least two sets of the polishing rolls including a polishing roll set S1 located at the upstream side of the transfer path and a polishing roll set S2 located at the downstream side are arranged. After polishing the upper and lower surfaces of the core substrate 10 with the polishing roll set S1 at the upstream side, the core substrate 10 is reversed forward and backward and/or up and down, and in this state, the upper and lower surfaces of the core substrate 10 are polished by the polishing roll set S2 at the downstream side. <P>COPYRIGHT: (C)2011,JPO&INPIT

Description

本発明は、配線基板の製造方法に関し、より詳細には、穴埋め樹脂で充填されたスルーホールを有するコア基板の上下面を研磨ロールによる研磨する工程を含む配線基板の製造方法に関するものである。   The present invention relates to a method for manufacturing a wiring substrate, and more particularly to a method for manufacturing a wiring substrate including a step of polishing upper and lower surfaces of a core substrate having a through hole filled with a hole-filling resin with a polishing roll.

従来、半導体素子等の電子部品を搭載するための配線基板としてビルドアップ多層配線基板が知られている。このビルドアップ多層配線基板は、両面銅張り板をコア基板として使用する。両面銅張板は、ガラスクロスにビスマレイミドトリアジン樹脂等の熱硬化性樹脂を含浸させた絶縁板の上下両面に銅箔が張着されたものである。そして、ビルドアップ多層配線基板を製造する際には、このコア基板にドリル加工により多数のスルーホールを形成するとともに、スルーホール内壁および上下の銅箔表面に無電解銅めっきおよび電解銅めっきを順次被着させる。次に、銅めっきが被着されたスルーホール内にエポキシ樹脂等の熱硬化性樹脂から成る穴埋め樹脂を充填して硬化させた後、このコア基板の上下面を研磨ロールにより研磨して平坦化する。この研磨により、コア基板の上下面から突出した穴埋め樹脂の突起部が除去されるとともに、コア基板上下面の銅箔およびその上の銅めっきとを合わせた厚みが薄いものとなる。次にコア基板の上下面の銅箔および銅めっきを周知のサブトラクティブ法により所定パターンに加工してコア用の配線導体を形成する。次に、このコア用の配線導体が形成されたコア基板の上下面にビルドアップ用の樹脂層と配線層とを交互に多層に形成することによって配線基板が完成する。   Conventionally, a build-up multilayer wiring board is known as a wiring board for mounting electronic components such as semiconductor elements. This build-up multilayer wiring board uses a double-sided copper-clad board as a core board. The double-sided copper-clad plate is obtained by attaching copper foils to both upper and lower surfaces of an insulating plate in which a glass cloth is impregnated with a thermosetting resin such as bismaleimide triazine resin. When manufacturing a build-up multilayer wiring board, a number of through holes are formed in the core substrate by drilling, and electroless copper plating and electrolytic copper plating are sequentially applied to the inner walls of the through holes and the upper and lower copper foil surfaces. Adhere. Next, after filling and curing a hole-filling resin made of a thermosetting resin such as an epoxy resin in the through-hole with the copper plating applied, the upper and lower surfaces of the core substrate are polished and flattened by a polishing roll. To do. By this polishing, the protruding portions of the hole filling resin protruding from the upper and lower surfaces of the core substrate are removed, and the combined thickness of the copper foils on the upper and lower surfaces of the core substrate and the copper plating thereon is reduced. Next, the copper foil and copper plating on the upper and lower surfaces of the core substrate are processed into a predetermined pattern by a known subtractive method to form a core wiring conductor. Next, the wiring board is completed by alternately forming build-up resin layers and wiring layers on the upper and lower surfaces of the core board on which the core wiring conductor is formed.

従来、スルーホール内に穴埋め樹脂が充填されたコア基板の上下面を研磨する場合は、図4に示されているような研磨装置が使用されている。この研磨装置においては、コア基板36を図の右側(上流側)から左側(下流側)へと水平に搬送する搬送路の上下に複数の駆動ロール35および第1〜第4の4個の研磨ロール31,32,33,34を備えている。第1の研磨ロール31と第2の研磨ロール32は、互いに対になって上流側の研磨ロールのセット3S1を形成しており、コア基板36の搬送に伴って先ずコア基板36の上面を搬送路の上側の第1の研磨ロール31で研磨し、続いてコア基板36の下面を下側の第2の研磨ロール32で研磨する。第3の研磨ロール33と第4の研磨ロール34は、互いに対になって下流側の研磨ロールのセット3S2を形成しており、コア基板36の搬送に伴ってコア基板36の上面を上側の第3の研磨ロール33で追加研磨し、コア基板36の下面を下側の第4の研磨ロール34で追加研磨する。   Conventionally, when polishing the upper and lower surfaces of a core substrate filled with a hole filling resin in a through hole, a polishing apparatus as shown in FIG. 4 is used. In this polishing apparatus, a plurality of drive rolls 35 and first to fourth four polishings are provided above and below a conveyance path for horizontally conveying the core substrate 36 from the right side (upstream side) to the left side (downstream side) in the drawing. Rolls 31, 32, 33 and 34 are provided. The first polishing roll 31 and the second polishing roll 32 are paired with each other to form an upstream polishing roll set 3S1, and the upper surface of the core substrate 36 is first transferred as the core substrate 36 is transferred. Polishing is performed with the first polishing roll 31 on the upper side of the path, and then the lower surface of the core substrate 36 is polished with the second polishing roll 32 on the lower side. The third polishing roll 33 and the fourth polishing roll 34 are paired with each other to form a downstream polishing roll set 3S2, and the upper surface of the core substrate 36 is moved upward as the core substrate 36 is conveyed. Additional polishing is performed by the third polishing roll 33, and the lower surface of the core substrate 36 is additionally polished by the lower fourth polishing roll 34.

特開2001−308520号公報JP 2001-308520 A

しかしながら、従来の穴コア基板の研磨工程においては、コア基板は、常に一定の方向を向いて搬送される。したがって、コア基板の上下面は常に一定の方向から研磨ロールにより研磨されることになる。そしてコア基板が最初の研磨ロールにかかる際、研磨ロールとコア基板表面とのなじみが悪く研磨ロールがコア基板に大きく食い込む。そのため、研磨されたコア基板において、搬送方向の先頭側の研磨量が多くなる傾向になあり、研磨されたコア基板に厚みに偏りが発生するという問題があった。同時に、上下の研磨ロールへの研磨水の供給量の違いやコア基板にかかる重力の影響から、コア基板の上面と下面とで研磨量に差が発生し、そのため研磨後にコア基板に反りが発生し易いという問題があった。本発明は、かかる従来の問題点に鑑み案出されたものであり、コア基板の厚みに偏りがない配線基板の製造方法を提供することを課題とするものである。また、本発明は、反りが小さい配線基板の製造方法を提供することを課題とするものである。   However, in the conventional hole core substrate polishing process, the core substrate is always conveyed in a certain direction. Therefore, the upper and lower surfaces of the core substrate are always polished by the polishing roll from a certain direction. When the core substrate is applied to the first polishing roll, the familiarity between the polishing roll and the surface of the core substrate is poor, and the polishing roll greatly bites into the core substrate. Therefore, in the polished core substrate, the amount of polishing on the leading side in the transport direction tends to increase, and there is a problem that the thickness of the polished core substrate is uneven. At the same time, due to the difference in the amount of polishing water supplied to the upper and lower polishing rolls and the effect of gravity on the core substrate, there is a difference in the polishing amount between the upper and lower surfaces of the core substrate, which causes warping of the core substrate after polishing. There was a problem that it was easy to do. The present invention has been devised in view of such conventional problems, and it is an object of the present invention to provide a method for manufacturing a wiring board in which the thickness of the core board is not biased. Moreover, this invention makes it a subject to provide the manufacturing method of a wiring board with small curvature.

本発明の配線基板の製造方法は、配線基板用のコア基板を水平に維持して搬送路を搬送するとともに、搬送路の上下に対をなして配置された研磨ロールのセットによりコア基板の上下面を研磨する研磨工程を含む配線基板の製造方法において、研磨ロールのセットを搬送路の上流側に位置する研磨ロールのセットと下流側に位置する研磨ロールのセットとの少なくとも2セット設けるとともに、上流側の研磨ロールのセットによりコア基板の上下面を研磨した後、コア基板を前後および/または上下に反転させ、反転させた状態で下流側の研磨ロールのセットによりコア基板の上下面を研磨することを特徴とするものである。
The method for manufacturing a wiring board according to the present invention transports the transport path while keeping the core substrate for the wiring board horizontal, and also sets the upper surface of the core board by a set of polishing rolls arranged in pairs above and below the transport path. In the method for manufacturing a wiring board including a polishing step for polishing the lower surface, at least two sets of a set of polishing rolls, a set of polishing rolls located on the upstream side of the conveyance path and a set of polishing rolls located on the downstream side, are provided, After polishing the upper and lower surfaces of the core substrate with a set of upstream polishing rolls, the core substrate is flipped back and forth and / or up and down, and in the inverted state, the upper and lower surfaces of the core substrate are polished with a set of downstream polishing rolls. It is characterized by doing.

本発明の配線基板の製造方法によれば、コア基板の研磨工程において、上流側の研磨ロールのセットによりコア基板の上下面を研磨した後、コア基板を前後に反転させ、その状態で下流側の研磨ロールのセットによりコア基板の上下面を研磨することによりコア基板の搬送方向に係わる研磨量の均一性を改善し、コア基板の厚みに偏りがない配線基板を提供することができる。さらに、上流側の研磨ロールのセットによりコア基板の上下面を研磨した後、コア基板を上下に反転させ、その状態で下流側の研磨ロールのセットによりコア基板の上下面を研磨することにより、コア基板の上下面の研磨量の均一性を改善し、反りの小さい配線基板を提供することが可能となる。   According to the method for manufacturing a wiring board of the present invention, in the polishing process of the core substrate, after the upper and lower surfaces of the core substrate are polished by the set of upstream polishing rolls, the core substrate is reversed back and forth, and in this state, the downstream side By polishing the upper and lower surfaces of the core substrate with the set of polishing rolls, it is possible to improve the uniformity of the polishing amount in the transport direction of the core substrate, and to provide a wiring substrate with no bias in the thickness of the core substrate. Furthermore, after polishing the upper and lower surfaces of the core substrate by a set of upstream polishing rolls, the core substrate is turned upside down, and in that state, the upper and lower surfaces of the core substrate are polished by a set of downstream polishing rolls, It is possible to improve the uniformity of the polishing amount of the upper and lower surfaces of the core substrate and provide a wiring substrate with less warpage.

本発明の配線基板の製造方法における実施の形態例を説明するための概略断面図である。It is a schematic sectional drawing for demonstrating the embodiment in the manufacturing method of the wiring board of this invention. 本発明の製造方法により研磨されるコア基板を説明するための要部拡大断面模式図である。It is a principal part expanded sectional schematic diagram for demonstrating the core board | substrate grind | polished by the manufacturing method of this invention. 本発明の製造方法により研磨されるコア基板を説明するための要部拡大断面模式図である。It is a principal part expanded sectional schematic diagram for demonstrating the core board | substrate grind | polished by the manufacturing method of this invention. 従来技術における、配線基板を製造する方法を説明するための概略断面図である。It is a schematic sectional drawing for demonstrating the method to manufacture a wiring board in a prior art.

次に、本発明の実施の好適な形態を図面を用いて説明する。
まず、図2に、本発明の製造方法により研磨されるコア基板10の要部拡大断面模式図を示す。コア基板10は、図2に示されているように、ガラスクロスにビスマレイミドトリアジン樹脂等の熱硬化性樹脂を含浸させた絶縁板11の上下両面に銅箔および銅めっきから成る導体層12が被着されており、その上面から下面にかけて複数のスルーホール13が形成されている。スルーホール13の内壁には銅めっきのみから成る導体層12が被着されているとともにスルーホール13内には穴埋め樹脂14が充填されている。そして、穴埋め樹脂14は、コア基板10の上下面から突出する突出部を有する。そして、本発明の製造方法によりコア基板10の上下面が研磨されることにより、図3に示すように、コア基板10の上下面から突出した穴埋め樹脂14の突起部が除去されるとともに、上下面の導体層12の厚みが薄くなる。なお、図2および図3では、コア基板10の一部分しか示していないが、実際には、縦横の大きさが500〜600mmの大型のパネルである。
Next, preferred embodiments of the present invention will be described with reference to the drawings.
First, FIG. 2 shows an enlarged schematic cross-sectional view of the main part of the core substrate 10 polished by the manufacturing method of the present invention. As shown in FIG. 2, the core substrate 10 has conductor layers 12 made of copper foil and copper plating on both upper and lower surfaces of an insulating plate 11 in which a glass cloth is impregnated with a thermosetting resin such as bismaleimide triazine resin. A plurality of through holes 13 are formed from the upper surface to the lower surface. A conductor layer 12 made only of copper plating is deposited on the inner wall of the through hole 13 and the through hole 13 is filled with a filling resin 14. The hole-filling resin 14 has projecting portions that project from the upper and lower surfaces of the core substrate 10. Then, by polishing the upper and lower surfaces of the core substrate 10 by the manufacturing method of the present invention, as shown in FIG. 3, the protruding portions of the hole filling resin 14 protruding from the upper and lower surfaces of the core substrate 10 are removed, and The thickness of the lower conductor layer 12 is reduced. 2 and 3 show only a part of the core substrate 10, it is actually a large panel having a vertical and horizontal size of 500 to 600 mm.

次に、このコア基板10の上下面を研磨する方法を図1を基にして説明する。本例において使用される研磨装置は、図1に示すように、コア基板10を図の右側(上流側)から左側(下流側)へと水平に搬送する搬送路の上下に複数の駆動ロール5と第1〜第4の研磨ロール1,2,3,4とを備えている。第1の研磨ロール1と第2の研磨ロール2とは、互いに対をなして上流側の研磨ロールのセットS1を形成しており、コア基板10の搬送に伴って先ずコア基板10の上面を第1の研磨ロール1で研磨し、次にコア基板10の下面を第2の研磨ロール2で研磨する。また、第3の研磨ロール3と第4の研磨ロール4とは、互いに対をなして下流側の研磨ロールのセットS2を形成しており、コア基板10の搬送に伴ってコア基板10の上面を第3の研磨ロール3で追加研磨し、次にコア基板10の下面を第4の研磨ロール4で追加研磨する。   Next, a method for polishing the upper and lower surfaces of the core substrate 10 will be described with reference to FIG. As shown in FIG. 1, the polishing apparatus used in this example has a plurality of drive rolls 5 above and below a conveyance path that horizontally conveys the core substrate 10 from the right side (upstream side) to the left side (downstream side). And first to fourth polishing rolls 1, 2, 3, and 4. The first polishing roll 1 and the second polishing roll 2 are paired with each other to form an upstream set S1 of polishing rolls. Polishing is performed with the first polishing roll 1, and then the lower surface of the core substrate 10 is polished with the second polishing roll 2. Further, the third polishing roll 3 and the fourth polishing roll 4 are paired with each other to form a set S2 of the downstream polishing roll, and the upper surface of the core substrate 10 is transported as the core substrate 10 is conveyed. Is additionally polished by the third polishing roll 3, and then the lower surface of the core substrate 10 is additionally polished by the fourth polishing roll 4.

さらに、図1で示す研磨装置には、上流側の研磨ロールのセットS1と下流側の研磨ロールのセットS2との間に、図示しない反転装置が備えられている。そして、搬送路を搬送されるコア基板10は、上流側の研磨ロールのセットS1によりその上下面が研磨された後、この反転装置により搬送路の搬送方向に対して垂直かつ水平な回転軸を中心にして前後および上下が反転され、その状態で下流側の研磨ロールのセットS2によりその上下面が追加研磨される。なお、図1において、コア基板10の太線で示された面が上流側の研磨ロールのセットS1により研磨される際に先頭側および上面側となる面である。   Further, the polishing apparatus shown in FIG. 1 includes a reversing device (not shown) between the upstream polishing roll set S1 and the downstream polishing roll set S2. Then, after the upper and lower surfaces of the core substrate 10 conveyed on the conveyance path are polished by the upstream set S1 of polishing rolls, the reversing device is used to rotate the vertical rotation axis perpendicular to the conveyance direction of the conveyance path. The front and back and the top and bottom are reversed about the center, and in this state, the top and bottom surfaces are additionally polished by the downstream set S2 of polishing rolls. In FIG. 1, the surface indicated by the thick line of the core substrate 10 is the surface that becomes the top side and the top surface side when being polished by the upstream set S1 of polishing rolls.

コア基板10が上流側の研磨ロールのセットS1と下流側の研磨ロールのセットS2との間で前後に反転されることにより、コア基板10の上下面が水平方向に180度反対側から交互に研磨されることになり、その結果、コア基板10の搬送方向に係わる研磨量の均一性が改善される。したがって、コア基板10に厚みの偏りがない配線基板を提供することができる。また、上流側の研磨ロールのセットS1と下流側の研磨ロールのセットS2との間でコア基板10が上下に反転されることにより、洗浄水の量や重力による影響がコア基板10の上下面に交互に同じように加わるのでコア基板10における上下面の研磨量の均一性が改善される。したがって、反りの小さい配線基板を提供することができる。なお、コア基板10が反転される位置の上流側と下流側とにそれぞれ同数の研磨ロールのセットを配置することにより、コア基板10の上下面の研磨の状態を略均等な状態とすることができる。したがって、コア基板10が反転される位置の上流側と下流側とにそれぞれ同数の研磨ロールのセットを配置することが好ましい。   The core substrate 10 is inverted back and forth between the upstream set S1 and the downstream set S2, whereby the upper and lower surfaces of the core substrate 10 are alternately turned 180 degrees in the horizontal direction from the opposite side. As a result, the uniformity of the polishing amount in the transport direction of the core substrate 10 is improved. Therefore, it is possible to provide a wiring substrate in which the core substrate 10 has no thickness deviation. Further, the core substrate 10 is inverted up and down between the upstream set S1 and the downstream set S2, so that the amount of cleaning water and the influence of gravity are affected by the upper and lower surfaces of the core substrate 10. Thus, the uniformity of the polishing amount on the upper and lower surfaces of the core substrate 10 is improved. Therefore, it is possible to provide a wiring board with small warpage. By arranging the same number of sets of polishing rolls on the upstream side and the downstream side of the position where the core substrate 10 is reversed, the polishing state of the upper and lower surfaces of the core substrate 10 can be made substantially uniform. it can. Therefore, it is preferable to arrange the same number of sets of polishing rolls on the upstream side and the downstream side of the position where the core substrate 10 is inverted.

なお、本発明は、上述の実施の形態に限定されるものではなく、本発明の要旨を逸脱しない範囲であれば、種々の変更は可能であり、例えば上述の実施の形態では、上流側の研磨ロールのセットS1と下流側の研磨ロールのセットS2との間でコア基板10を前後および上下に反転させたが、コア基板10を水平面に対して垂直な回転軸を中心にして前後のみに反転させてもよいし、あるいは搬送路の搬送方向に平行な回転軸を中心にして上下のみに反転させてもよい。また、コア基板10が反転される位置の上流側と下流側とにそれぞれ異なる数の研磨ロールのセットを配置してもよい。   The present invention is not limited to the above-described embodiment, and various modifications can be made without departing from the gist of the present invention. For example, in the above-described embodiment, the upstream side The core substrate 10 is inverted back and forth and up and down between the set S1 of polishing rolls and the set S2 of downstream polishing rolls, but the core substrate 10 is only back and forth around the rotation axis perpendicular to the horizontal plane. It may be reversed, or it may be reversed only up and down around a rotation axis parallel to the conveyance direction of the conveyance path. Further, different sets of polishing rolls may be arranged on the upstream side and the downstream side of the position where the core substrate 10 is inverted.

1 第1の研磨ロール
2 第2の研磨ロール
3 第3の研磨ロール
4 第4の研磨ロール
5 搬送ロール
10 コア基板
11 絶縁板
12 導体層
13 スルーホール
14 穴埋め樹脂
S1 上流側の研磨ロールのセット
S2 下流側の研磨ロールのセット
DESCRIPTION OF SYMBOLS 1 1st grinding | polishing roll 2 2nd grinding | polishing roll 3 3rd grinding | polishing roll 4 4th grinding | polishing roll 5 Conveyance roll 10 Core board | substrate 11 Insulation board 12 Conductive layer 13 Through hole 14 Filling resin S1 Set of polishing roll of upstream side S2 Downstream polishing roll set

Claims (2)

配線基板用のコア基板を水平に維持して搬送路を搬送するとともに、前記搬送路の上下に対をなして配置された研磨ロールのセットにより前記コア基板の上下面を研磨する工程を含む配線基板の製造方法において、前記研磨ロールのセットを前記搬送路の上流側と下流側とに少なくとも2セット設けるとともに、前記上流側の研磨ロールのセットにより前記コア基板の上下面を研磨した後、該コア基板を前後および/または上下に反転させ、該反転させた状態で前記下流側の研磨ロールのセットにより前記コア基板の上下面を研磨することを特徴とする配線基板の製造方法。   Wiring including steps of maintaining a core substrate for a wiring substrate horizontally and transporting the transport path, and polishing upper and lower surfaces of the core substrate by a set of polishing rolls arranged in pairs above and below the transport path In the substrate manufacturing method, at least two sets of the polishing rolls are provided on the upstream side and the downstream side of the conveyance path, and the upper and lower surfaces of the core substrate are polished by the upstream polishing roll set, A method of manufacturing a wiring board, comprising: rotating a core substrate up and down and / or up and down, and polishing the upper and lower surfaces of the core substrate with the downstream polishing roll set in the inverted state. 前記コア基板を前後に反転させる位置の上流側と下流側とにそれぞれ同数の研磨ロールのセットを配置していることを特徴とする請求項1記載の配線基板の製造方法。
2. The method of manufacturing a wiring board according to claim 1, wherein the same number of sets of polishing rolls are disposed on the upstream side and the downstream side of the position where the core substrate is reversed back and forth.
JP2009083474A 2009-03-30 2009-03-30 Wiring board manufacturing method Active JP5246623B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2009083474A JP5246623B2 (en) 2009-03-30 2009-03-30 Wiring board manufacturing method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2009083474A JP5246623B2 (en) 2009-03-30 2009-03-30 Wiring board manufacturing method

Publications (2)

Publication Number Publication Date
JP2010238813A true JP2010238813A (en) 2010-10-21
JP5246623B2 JP5246623B2 (en) 2013-07-24

Family

ID=43092903

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2009083474A Active JP5246623B2 (en) 2009-03-30 2009-03-30 Wiring board manufacturing method

Country Status (1)

Country Link
JP (1) JP5246623B2 (en)

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07276222A (en) * 1994-04-06 1995-10-24 Fujitsu Ltd Polishing device and polishing method using this device
JP2000165038A (en) * 1998-11-24 2000-06-16 Ngk Spark Plug Co Ltd Manufacturing wiring board
JP2001308520A (en) * 2000-04-19 2001-11-02 Ngk Spark Plug Co Ltd Method of manufacturing wiring board
JP2004022733A (en) * 2002-06-14 2004-01-22 Sony Corp Polishing apparatus for wiring board, polishing method, and multilayer wiring board
JP2006120729A (en) * 2004-10-19 2006-05-11 Ngk Spark Plug Co Ltd Method of manufacturing wiring board

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07276222A (en) * 1994-04-06 1995-10-24 Fujitsu Ltd Polishing device and polishing method using this device
JP2000165038A (en) * 1998-11-24 2000-06-16 Ngk Spark Plug Co Ltd Manufacturing wiring board
JP2001308520A (en) * 2000-04-19 2001-11-02 Ngk Spark Plug Co Ltd Method of manufacturing wiring board
JP2004022733A (en) * 2002-06-14 2004-01-22 Sony Corp Polishing apparatus for wiring board, polishing method, and multilayer wiring board
JP2006120729A (en) * 2004-10-19 2006-05-11 Ngk Spark Plug Co Ltd Method of manufacturing wiring board

Also Published As

Publication number Publication date
JP5246623B2 (en) 2013-07-24

Similar Documents

Publication Publication Date Title
JP6377661B2 (en) Manufacturing method of multilayer printed wiring board
TWI531290B (en) Multi-layer printed circuit board and method for manufacturing same
TW201406237A (en) Integrated circuit substrate and method for manufacturing same
JP2015213169A (en) Rigid flexible printed circuit board and method of manufacturing rigid flexible printed circuit board
US20150101857A1 (en) Printed circuit board and method for manufacturing the same
US7931818B2 (en) Process of embedded circuit structure
TWI650049B (en) Printed wiring board and manufacturing method for the same
JP5246623B2 (en) Wiring board manufacturing method
TWI519225B (en) Manufacturing method of multilayer flexible circuit structure
JP2008147328A (en) Flexible board, and its manufacturing method
TWI519221B (en) Printed circuit board and methods for forming the same
KR102172674B1 (en) Printed circuit board and method for manufacturing the same
JP2006312515A (en) Carrying device of thin base board material
KR101061243B1 (en) Printed circuit board and manufacturing method thereof
JP4045973B2 (en) Method for manufacturing printed wiring board
JP3321120B2 (en) Chemical treatment equipment
JP2006261658A (en) Wiring board and manufacturing method therefor
JP2005089799A (en) Plating device
TWI764583B (en) Double-sided and multilayer fpc substrate and processing method thereof
KR100651341B1 (en) Printed circuit board manufacturing method where fine pattern can be formed
JP2004059952A (en) Method for electrolytically plating flexible multilayer interconnection substrate
CN106945922B (en) A kind of Product transport frame for circuit board substrate
TW201708624A (en) PCB plating machine having partially reinforced transferring rollers
JPH02128493A (en) Conveying device of printed wiring board
TW201607392A (en) Surface treatment device of substrate material

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20111017

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20121025

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20121127

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20130127

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20130327

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20130401

R150 Certificate of patent or registration of utility model

Ref document number: 5246623

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20160419

Year of fee payment: 3

S531 Written request for registration of change of domicile

Free format text: JAPANESE INTERMEDIATE CODE: R313531

S533 Written request for registration of change of name

Free format text: JAPANESE INTERMEDIATE CODE: R313533

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313111

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350