JP2010225780A5 - - Google Patents

Download PDF

Info

Publication number
JP2010225780A5
JP2010225780A5 JP2009070505A JP2009070505A JP2010225780A5 JP 2010225780 A5 JP2010225780 A5 JP 2010225780A5 JP 2009070505 A JP2009070505 A JP 2009070505A JP 2009070505 A JP2009070505 A JP 2009070505A JP 2010225780 A5 JP2010225780 A5 JP 2010225780A5
Authority
JP
Japan
Prior art keywords
ohmic contact
contact layer
thin film
film transistor
thickness
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2009070505A
Other languages
Japanese (ja)
Other versions
JP2010225780A (en
Filing date
Publication date
Application filed filed Critical
Priority to JP2009070505A priority Critical patent/JP2010225780A/en
Priority claimed from JP2009070505A external-priority patent/JP2010225780A/en
Publication of JP2010225780A publication Critical patent/JP2010225780A/en
Publication of JP2010225780A5 publication Critical patent/JP2010225780A5/ja
Pending legal-status Critical Current

Links

Claims (7)

微結晶シリコンから形成された半導体層と、
前記半導体層上に設けられたドレイン電極と、
前記半導体層上に設けられたソース電極と、
前記半導体層と、前記ドレイン電極及び前記ソース電極との間に、それぞれ設けられたオーミックコンタクト層と、を備え、
前記オーミックコンタクト層は、前記半導体層の一部の領域上に直接設けられた第1のオーミックコンタクト層と、該第1のオーミックコンタクト層上に設けられた第2のオーミックコンタクト層と、を備え、
前記第1のオーミックコンタクト層の不純物濃度は、前記第2のオーミックコンタクト層の不純物濃度より低く、前記第1のオーミックコンタクト層の膜厚は、前記第2のオーミックコンタクト層の膜厚より厚いことを特徴とする薄膜トランジスタ。
A semiconductor layer formed from microcrystalline silicon;
A drain electrode provided on the semiconductor layer;
A source electrode provided on the semiconductor layer;
An ohmic contact layer provided between the semiconductor layer and the drain electrode and the source electrode, respectively,
The ohmic contact layer includes a first ohmic contact layer provided directly on a partial region of the semiconductor layer, and a second ohmic contact layer provided on the first ohmic contact layer. ,
The impurity concentration of the first ohmic contact layer, the second rather low than the impurity concentration of the ohmic contact layer, the thickness of the first ohmic contact layer, thickness than the thickness of the second ohmic contact layer A thin film transistor characterized by that.
前記第1のオーミックコンタクト層の膜厚1000から2000Åであり、前記第2のオーミックコンタクト層は略250Åの膜厚を有することを特徴とする請求項1に記載の薄膜トランジスタ。 2. The thin film transistor according to claim 1, wherein the first ohmic contact layer has a thickness of 1000 to 2000 mm, and the second ohmic contact layer has a thickness of about 250 mm . 前記第1のオーミックコンタクト層及び前記第2のオーミックコンタクト層は、アモルファスシリコンから形成されることを特徴とする請求項1又は2に記載の薄膜トランジスタ。   The thin film transistor according to claim 1 or 2, wherein the first ohmic contact layer and the second ohmic contact layer are formed of amorphous silicon. 微結晶シリコンから形成された半導体層と、前記半導体層上に形成されたドレイン電極と、前記半導体層上に形成されたソース電極と、を備えた薄膜トランジスタの製造方法であって、
前記半導体層と、前記ドレイン電極及び前記ソース電極との間に、それぞれ第1のオーミックコンタクト層と、前記第1のオーミックコンタクト層上に前記第1のオーミックコンタクト層よりも不純物濃度が低い第2のオーミックコンタクト層と、形成し、前記第1のオーミックコンタクト層を、前記第2のオーミックコンタクト層よりも厚く形成するオーミックコンタクト層形成工程と、
を備えることを特徴とする薄膜トランジスタの製造方法。
A method for manufacturing a thin film transistor, comprising: a semiconductor layer formed from microcrystalline silicon; a drain electrode formed on the semiconductor layer; and a source electrode formed on the semiconductor layer,
A first ohmic contact layer and a second impurity concentration lower than the first ohmic contact layer on the first ohmic contact layer between the semiconductor layer and the drain electrode and the source electrode, respectively. Forming an ohmic contact layer, and forming the first ohmic contact layer thicker than the second ohmic contact layer ;
A method for producing a thin film transistor, comprising:
前記第1のオーミックコンタクト層を1000から2000Åの膜厚に形成し、前記第2のオーミックコンタクト層を略250Åの膜厚に形成することを特徴とする請求項4に記載の薄膜トランジスタの製造方法。 5. The method of manufacturing a thin film transistor according to claim 4, wherein the first ohmic contact layer is formed to a thickness of 1000 to 2000 mm , and the second ohmic contact layer is formed to a thickness of about 250 mm . 前記第1のオーミックコンタクト層と、前記第2のオーミックコンタクト層は連続的に成膜されることを特徴とする請求項4又は5に記載の薄膜トランジスタの製造方法。   6. The method of manufacturing a thin film transistor according to claim 4, wherein the first ohmic contact layer and the second ohmic contact layer are continuously formed. 前記第1のオーミックコンタクト層及び前記第2のオーミックコンタクト層を、アモルファスシリコンから形成することを特徴とする請求項4乃至6のいずれか1項に記載の薄膜トランジスタの製造方法。   7. The method of manufacturing a thin film transistor according to claim 4, wherein the first ohmic contact layer and the second ohmic contact layer are formed from amorphous silicon.
JP2009070505A 2009-03-23 2009-03-23 Thin film transistor and method of manufacturing the same Pending JP2010225780A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2009070505A JP2010225780A (en) 2009-03-23 2009-03-23 Thin film transistor and method of manufacturing the same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2009070505A JP2010225780A (en) 2009-03-23 2009-03-23 Thin film transistor and method of manufacturing the same

Publications (2)

Publication Number Publication Date
JP2010225780A JP2010225780A (en) 2010-10-07
JP2010225780A5 true JP2010225780A5 (en) 2011-11-17

Family

ID=43042672

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2009070505A Pending JP2010225780A (en) 2009-03-23 2009-03-23 Thin film transistor and method of manufacturing the same

Country Status (1)

Country Link
JP (1) JP2010225780A (en)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120298999A1 (en) * 2011-05-24 2012-11-29 Sharp Kabushiki Kaisha Semiconductor device and manufacturing method thereof
CN105405892B (en) * 2015-12-14 2019-02-12 深圳市华星光电技术有限公司 A kind of thin film transistor (TFT) and array substrate
CN110870077A (en) * 2017-07-12 2020-03-06 堺显示器制品株式会社 Semiconductor device and method for manufacturing the same
US11081507B2 (en) * 2017-07-12 2021-08-03 Sakai Display Products Corporation Semiconductor device and method for manufacturing same

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH10256554A (en) * 1997-03-13 1998-09-25 Toshiba Corp Thin film transistor and manufacture thereof
JPH1197706A (en) * 1997-09-23 1999-04-09 Semiconductor Energy Lab Co Ltd Semiconductor device and manufacture of the same
JP2001217424A (en) * 2000-02-03 2001-08-10 Matsushita Electric Ind Co Ltd Thin film transistor and liquid crystal display using the same
JP2008258345A (en) * 2007-04-04 2008-10-23 Sony Corp Thin film transistor, its manufacturing method, and display unit

Similar Documents

Publication Publication Date Title
JP2009060096A5 (en)
EP2273540A3 (en) Field-effect transistor and method for fabricating field-effect transistor
JP2011135063A5 (en)
JP2015156515A5 (en) Method for manufacturing semiconductor device
JP2009038357A5 (en)
JP2008294408A5 (en)
JP2011086923A5 (en) Semiconductor device and method of manufacturing the same
JP2013175713A5 (en)
JP2012049514A5 (en)
JP2010161358A5 (en) Thin film transistor
JP2011199272A5 (en)
JP2009081425A5 (en)
JP2009135482A5 (en)
JP2011009724A5 (en) Method for manufacturing semiconductor device
JP2011233880A5 (en) Semiconductor device
TW201130053A (en) Method for manufacturing semiconductor device
JP2013016785A5 (en)
JP2012054547A5 (en) Method for manufacturing semiconductor device
JP2011139050A5 (en)
JP2011139051A5 (en) Method for manufacturing semiconductor device
JP2010135762A5 (en) Method for manufacturing semiconductor device
JP2009088501A5 (en)
JP2012084853A5 (en) Method of manufacturing semiconductor device, and semiconductor device
JP2009124121A5 (en)
JP2009076753A5 (en)