JP2010183007A - Multilayer electronic component - Google Patents

Multilayer electronic component Download PDF

Info

Publication number
JP2010183007A
JP2010183007A JP2009027386A JP2009027386A JP2010183007A JP 2010183007 A JP2010183007 A JP 2010183007A JP 2009027386 A JP2009027386 A JP 2009027386A JP 2009027386 A JP2009027386 A JP 2009027386A JP 2010183007 A JP2010183007 A JP 2010183007A
Authority
JP
Japan
Prior art keywords
inner conductor
conductor layers
conductor layer
internal conductor
electronic component
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2009027386A
Other languages
Japanese (ja)
Other versions
JP5218125B2 (en
Inventor
Makoto Yoshino
真 吉野
Masazumi Arata
正純 荒田
Kentaro Yoshida
賢太郎 吉田
Akihiko Oide
章彦 生出
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
TDK Corp
Original Assignee
TDK Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by TDK Corp filed Critical TDK Corp
Priority to JP2009027386A priority Critical patent/JP5218125B2/en
Publication of JP2010183007A publication Critical patent/JP2010183007A/en
Application granted granted Critical
Publication of JP5218125B2 publication Critical patent/JP5218125B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Landscapes

  • Coils Or Transformers For Communication (AREA)

Abstract

<P>PROBLEM TO BE SOLVED: To provide a multilayer electronic component with a low DC resistance in total of coils and lead out parts, and superior reliability. <P>SOLUTION: In the multilayer electronic component, each of first internal conductor layers C2 to C9 includes two sides mutually crossing. Each of second internal conductor layers C1 and C10 consists of one side. Adjacent layers of the first internal conductor layers C2 to C9 in a stack direction are connected by overlapping their one sides when viewed from the stack direction, and the second internal conductor layers C1 and C10 are connected overlappingly when viewed from the stack direction in one side constituting the lead-out part at the first internal conductor layer C2 and C9 located at both ends in the stack direction. Here, the multilayer electronic component is designed so that the total cross section area of two overlapping sides in positions where the first internal conductor layers C2 to C9 are connected is equal to that of two overlapping sides in positions where the first internal conductor layers C2 and C9 and the second internal conductor layers C1 and C10 are connected. <P>COPYRIGHT: (C)2010,JPO&INPIT

Description

本発明は、積層型電子部品に関する。   The present invention relates to a multilayer electronic component.

複数層の内部導体層を備え、該複数層の内部導体層によって、コイル部と、該コイル部の両端に位置する引き出し部とが構成された積層型電子部品が知られている(例えば、特許文献1参照)。特許文献1に記載された積層型電子部品では、互いに交差する2つの辺部分を有すると共に積層された複数の内部導体(コイル導体)層を備え、積層方向に隣接する内部導体層同士は、積層方向から見て各内部導体層の1つの辺部分が重複することで接続されて、コイル部を構成している。そして、積層方向での両端に位置する内部導体層の1つの辺部分が、コイル部を外部に電気的に接続させる引き出し部を構成している。   2. Description of the Related Art A multilayer electronic component that includes a plurality of internal conductor layers and includes a coil portion and lead portions positioned at both ends of the coil portion is known (for example, a patent) Reference 1). The multilayer electronic component described in Patent Document 1 includes a plurality of internal conductor (coil conductor) layers that have two side portions intersecting each other and are stacked, and the internal conductor layers adjacent to each other in the stacking direction are stacked. When viewed from the direction, one side portion of each inner conductor layer is connected by overlapping to constitute a coil portion. One side portion of the inner conductor layer located at both ends in the stacking direction constitutes a lead portion that electrically connects the coil portion to the outside.

特開2001−244117号公報JP 2001-244117 A

近年、各種電子機器に用いられる積層型電子部品として、定格電流が1.0A以上のような、大電流に対応した積層型電子部品が求められている。積層型電子部品を大電流に対応させるためには、まず、導体の直流抵抗を低くし、導体の発熱等を抑制する必要がある。   In recent years, there has been a demand for multilayer electronic components corresponding to a large current, such as a rated current of 1.0 A or more, as multilayer electronic components used in various electronic devices. In order to make a multilayer electronic component compatible with a large current, first, it is necessary to reduce the direct current resistance of the conductor to suppress the heat generation of the conductor.

特許文献1に記載された積層型電子部品では、コイル部を構成する内部導体層の辺部分は重複していることから、コイル部の直流抵抗は比較的低い。これに対し、引き出し部を構成する上記辺部分では、他の内部導体層の辺部分が重複しておらず、引き出し部における導体断面積がコイル部における導体断面積よりも小さくなってしまう。このため、引き出し部の直流抵抗がコイル部の直流抵抗よりも高くなり、引き出し部を構成する上記辺部分が発熱する懼れが生じる。引き出し部を構成する上記辺部分が発熱すると、当該辺部分の断線や素地の劣化等を招き、積層型電子部品の信頼性が低下することとなる。   In the multilayer electronic component described in Patent Document 1, since the side portions of the internal conductor layer constituting the coil portion overlap, the DC resistance of the coil portion is relatively low. On the other hand, in the side portion constituting the lead portion, the side portions of the other internal conductor layers do not overlap, and the conductor cross-sectional area in the lead portion becomes smaller than the conductor cross-sectional area in the coil portion. For this reason, the direct current resistance of the lead portion becomes higher than the direct current resistance of the coil portion, and the side portion constituting the lead portion is likely to generate heat. When the side portion constituting the lead portion generates heat, disconnection of the side portion, deterioration of the substrate, etc. are caused, and the reliability of the multilayer electronic component is lowered.

本発明は、コイル部及び引き出し部全体での直流抵抗が低く、信頼性に優れた積層型電子部品を提供することを目的とする。   SUMMARY OF THE INVENTION An object of the present invention is to provide a multilayer electronic component that has low DC resistance in the entire coil portion and lead portion and is excellent in reliability.

本発明に係る積層型電子部品は、複数層の内部導体層を備え、該複数層の内部導体層によって、コイル部と、該コイル部の両端に位置する引き出し部とが構成された積層型電子部品であって、複数層の内部導体層として、互いに交差する2つの辺部分を有すると共に積層された複数層の第1の内部導体層と、1つの辺部分からなる一対の第2の内部導体層と、を有し、積層方向に隣接する第1の内部導体層同士は、積層方向から見て各第1の内部導体層の1つの辺部分が重複することで接続され、積層方向での両端に位置する第1の内部導体層における引き出し部を構成する1つの辺部分には、第2の内部導体層が積層方向から見て重複して接続されており、第1の内部導体層同士が接続されている箇所において重複する2つの辺部分の合計断面積と、第1の内部導体層と第2の内部導体層とが接続されている箇所において重複する2つの辺部分の合計断面積とが同等に設定されていることを特徴とする。   The multilayer electronic component according to the present invention includes a plurality of internal conductor layers, and a multilayer electronic in which a coil portion and lead portions positioned at both ends of the coil portion are configured by the multiple internal conductor layers. A plurality of first inner conductor layers having two side portions intersecting each other and laminated as a plurality of inner conductor layers, and a pair of second inner conductors comprising one side portion. And the first inner conductor layers adjacent to each other in the stacking direction are connected by overlapping one side portion of each first inner conductor layer when viewed from the stacking direction. The second inner conductor layer is connected to one side portion constituting the lead portion in the first inner conductor layer located at both ends in an overlapping manner when viewed from the stacking direction, and the first inner conductor layers are connected to each other. The sum of two side parts that overlap at the place where is connected Characterized in that the area, the total cross-sectional area of the two side portions of the first inner conductor layer and the second internal conductor layer overlap at a place that is connected is set to be equal to.

本発明に係る積層型電子部品では、積層方向での両端に位置する第1の内部導体層における引き出し部を構成する1つの辺部分には、第2の内部導体層が積層方向から見て重複して接続され、第1の内部導体層同士が接続されている箇所において重複する2つの辺部分の合計断面積と、第1の内部導体層と第2の内部導体層とが接続されている箇所において重複する2つの辺部分の合計断面積とが同等に設定されているので、コイル部の直流抵抗だけでなく、引き出し部の直流抵抗が低くされる。この結果、引き出し部における発熱が抑制され、信頼性に優れた積層型電子部品を実現することができる。   In the multilayer electronic component according to the present invention, the second inner conductor layer overlaps with one side portion constituting the lead portion in the first inner conductor layer located at both ends in the stacking direction when viewed from the stacking direction. And the total cross-sectional area of the two side portions that overlap at the place where the first inner conductor layers are connected to each other, and the first inner conductor layer and the second inner conductor layer are connected. Since the total cross-sectional areas of the two side portions that overlap in the place are set to be equal, not only the DC resistance of the coil portion but also the DC resistance of the lead portion is lowered. As a result, it is possible to realize a multilayer electronic component that suppresses heat generation in the drawer portion and has excellent reliability.

好ましくは、第2の内部導体層は、該第2の内部導体層が接続される第1の内部導体層の2つの辺部分の交差部まで伸びている。この場合、コイル部と引き出し部との間において急激に導体断面積が減少してしまう箇所が生じ難くなる。このため、コイル部及び引き出し部全体での直流抵抗をより一層確実に低くできる。   Preferably, the second inner conductor layer extends to an intersection of two side portions of the first inner conductor layer to which the second inner conductor layer is connected. In this case, it is difficult to generate a portion where the conductor cross-sectional area rapidly decreases between the coil portion and the lead portion. For this reason, the direct current resistance in the whole coil part and the lead-out part can be further reliably reduced.

本発明によれば、コイル部及び引き出し部全体での直流抵抗が低く、信頼性に優れた積層型電子部品を提供することができる。   ADVANTAGE OF THE INVENTION According to this invention, the direct current resistance in the whole coil part and the drawer | drawing-out part is low, and the multilayer electronic component excellent in reliability can be provided.

本実施形態に係る積層型インダクタの斜視図である。1 is a perspective view of a multilayer inductor according to an embodiment. 図1の積層型インダクタの積層体の分解斜視図である。FIG. 2 is an exploded perspective view of a multilayer body of the multilayer inductor in FIG. 1. 図2の積層体の積層シートの一例を示す一部破断斜視図である。It is a partially broken perspective view which shows an example of the lamination sheet of the laminated body of FIG. 図1の積層型インダクタの導電部の分解斜視図である。FIG. 2 is an exploded perspective view of a conductive part of the multilayer inductor of FIG. 1. 図1の積層型インダクタの導電部の斜視図である。FIG. 2 is a perspective view of a conductive part of the multilayer inductor of FIG. 1. 本実施形態の一変形例に係る積層インダクタ型の積層体の分解斜視図である。It is a disassembled perspective view of the multilayer inductor type multilayer body concerning one modification of this embodiment. 図6の積層型インダクタの積層体の導電部の分解斜視図である。It is a disassembled perspective view of the electroconductive part of the laminated body of the multilayer inductor of FIG. 図6の積層型インダクタの積層体の導電部の斜視図である。It is a perspective view of the electroconductive part of the laminated body of the multilayer inductor of FIG.

以下、添付図面を参照して、本発明の好適な実施形態について詳細に説明する。なお、説明において、同一要素又は同一機能を有する要素には、同一符号を用いることとし、重複する説明は省略する。また、本文中において「上」、「下」の概念を含む文言は、図1〜図8に示す状態の上下に基づいて用いるものとする。   Hereinafter, preferred embodiments of the present invention will be described in detail with reference to the accompanying drawings. In the description, the same reference numerals are used for the same elements or elements having the same function, and redundant description is omitted. In addition, the wording including the concepts of “upper” and “lower” in the text is used based on the top and bottom of the states shown in FIGS.

図1〜図5に示す積層型インダクタ1は、直方体形状の積層体3と、この積層体3の両端面3a(長手方向の両側面)にそれぞれ形成された1対の端子電極5とを備えている。積層体3は、素体7と、この素体7の内部に配置された導電部9とを備えている。素体7は、フェライト等の磁性体で形成されている。導電部9は、Ag等を主成分とする導電材料で形成されている。直方体形状の積層体3において、図1に示すように上面・下面に直交し、かつ端面3aに直交する側面を、以下の説明において「側面3b」と呼ぶ場合がある。   A multilayer inductor 1 shown in FIGS. 1 to 5 includes a rectangular parallelepiped multilayer body 3 and a pair of terminal electrodes 5 formed on both end surfaces 3a (both side surfaces in the longitudinal direction) of the multilayer body 3, respectively. ing. The multilayer body 3 includes an element body 7 and a conductive portion 9 disposed inside the element body 7. The element body 7 is formed of a magnetic material such as ferrite. The conductive portion 9 is made of a conductive material mainly composed of Ag or the like. In the rectangular parallelepiped laminated body 3, the side surface orthogonal to the upper and lower surfaces and orthogonal to the end surface 3a as shown in FIG. 1 may be referred to as “side surface 3b” in the following description.

図4及び図5に示す導電部9は、コイル状に巻かれたコイル部13と当該コイル部13から引き出された引き出し部15とを備えている。コイル部13は、導電部9の中央部において上下方向に軸をもつコイル状をなしている。引き出し部15の一端は、積層体3の端面3aに露出して端子電極5に接続されている。すなわち、引き出し部15は、コイル部13の両端に位置すると共に、コイル部13と端子電極5とを接続している。コイル部13は、端子電極5及び引き出し部15を介して外部に電気的に接続される。図4に符号「q」で示す平面は、コイル部13を含む仮想直方体Qの水平断面を示している。   The conductive portion 9 shown in FIGS. 4 and 5 includes a coil portion 13 wound in a coil shape and a lead portion 15 drawn from the coil portion 13. The coil portion 13 has a coil shape having an axis in the vertical direction at the central portion of the conductive portion 9. One end of the lead portion 15 is exposed to the end surface 3 a of the multilayer body 3 and connected to the terminal electrode 5. That is, the lead portion 15 is located at both ends of the coil portion 13 and connects the coil portion 13 and the terminal electrode 5. The coil portion 13 is electrically connected to the outside via the terminal electrode 5 and the lead portion 15. A plane indicated by reference sign “q” in FIG. 4 shows a horizontal cross section of the virtual rectangular parallelepiped Q including the coil portion 13.

図2に示すように、積層体3は、長方形板状のシートが上下に12層積層されて形成されている。このうち、最上層及び最下層のシートは、磁性体からなる表面シートP0である。そして、表面シートP0に挟まれた10層の積層シートP1〜P10は、それぞれ、導電体で所定パターンに形成された第1の内部導体層C2〜C9又は第2の内部導体層C1,C10と、その内部導体層C1〜C10の余白を埋める磁性体層F1〜F10とで構成されている。   As shown in FIG. 2, the laminate 3 is formed by laminating 12 rectangular plate-like sheets vertically. Among these, the uppermost layer and the lowermost sheet are the surface sheets P0 made of a magnetic material. And the 10-layer laminated sheets P1 to P10 sandwiched between the top sheets P0 are respectively the first inner conductor layers C2 to C9 or the second inner conductor layers C1 and C10 formed in a predetermined pattern with a conductor. The magnetic layers F1 to F10 fill the margins of the inner conductor layers C1 to C10.

各内部導体層C1〜C10は、積層シートP1〜P10の上面及び下面に露出しており、積層方向から見て所定のパターンを描きながら矩形断面の形状で延在している。   Each of the inner conductor layers C1 to C10 is exposed on the upper and lower surfaces of the laminated sheets P1 to P10, and extends in a rectangular cross section while drawing a predetermined pattern when viewed from the lamination direction.

積層シートP1では、図3及び図4(a)に示すように、上から見て長方形の1つの長辺に沿って延在する1つの辺部分からなり、I字形状を呈している第2の内部導体層C1が存在している。そして、第2の内部導体層C1は積層シートP1の全厚みに亘って一様の平面視形状で存在しており、第2の内部導体層C1の上端面と下端面は、それぞれ、積層シートP1の上面と下面に露出している。積層シートP10でも、積層シートP1と同様に、上から見て長方形の1つの長辺に沿って延在する1つの辺部分を有し、I字形状を呈している第2の内部導体層C10が存在している。ここで「平面視形状」とは、積層方向から見た形状(上から見た形状)を意味する。   In the laminated sheet P1, as shown in FIG. 3 and FIG. 4 (a), the second sheet is formed of one side portion extending along one long side of the rectangle as viewed from above and has an I-shape. The inner conductor layer C1 is present. The second inner conductor layer C1 is present in a uniform plan view over the entire thickness of the laminated sheet P1, and the upper end surface and the lower end surface of the second inner conductor layer C1 are respectively laminated sheets. It is exposed on the upper and lower surfaces of P1. Similarly to the laminated sheet P1, the laminated sheet P10 has one side portion extending along one long side of the rectangle as viewed from above, and the second inner conductor layer C10 having an I-shape. Is present. Here, the “planar shape” means a shape viewed from the stacking direction (a shape viewed from above).

積層シートP2では、図3及び図4(b)に示すように、上から見て長方形の1つの長辺と1つの短辺に沿って延在する2つの辺部分を有し、L字形状を呈している第1の内部導体層C2が存在している。そして、第1の内部導体層C2は積層シートP2の全厚みに亘って一様の平面視形状で存在しており、第1の内部導体層C2の上端面と下端面は、それぞれ、積層シートP2の上面と下面に露出している。積層シートP3〜P9でも、積層シートP2と同様に、上から見て長方形の1つの長辺と1つの短辺に沿って延在する2つの辺部分を有し、L字形状を呈している第1の内部導体層C3〜C9が存在している。   In the laminated sheet P2, as shown in FIG. 3 and FIG. 4 (b), it has two side portions extending along one long side and one short side of a rectangle when viewed from above, and is L-shaped. There is a first inner conductor layer C2 exhibiting The first inner conductor layer C2 is present in a uniform plan view over the entire thickness of the laminated sheet P2, and the upper end surface and the lower end surface of the first inner conductor layer C2 are respectively laminated sheets. It is exposed on the upper and lower surfaces of P2. Similarly to the laminated sheet P2, the laminated sheets P3 to P9 have two side portions extending along one long side and one short side of a rectangle when viewed from above, and have an L shape. There are first inner conductor layers C3 to C9.

このように、各積層シートP1〜P10においては、上下面に第1又は第2の内部導体層C1〜C10が露出しているので、上下に隣接する各内部導体層C1〜C10同士は、積層シートP1〜P10同士の境界面において接合され、電気的に接続される。すなわち、積層方向に隣接する第1の内部導体層C2〜C9同士は、積層方向から見て各第1の内部導体層C2〜C9の1つの辺部分が重複することで接続されている。積層方向での両端に位置する第1の内部導体層C2,C9における1つの辺部分には、第2の内部導体層C1,C10が積層方向から見て重複して接続されている。   Thus, in each lamination sheet P1-P10, since the 1st or 2nd internal conductor layers C1-C10 are exposed in the up-and-down surface, each internal conductor layer C1-C10 adjacent vertically is laminated. The sheets P1 to P10 are joined and electrically connected at the boundary surface. That is, the first inner conductor layers C2 to C9 adjacent to each other in the stacking direction are connected by overlapping one side portion of each first inner conductor layer C2 to C9 when viewed from the stacking direction. The second inner conductor layers C1 and C10 are overlapped and connected to one side portion of the first inner conductor layers C2 and C9 located at both ends in the stacking direction as viewed from the stacking direction.

第1の内部導体層C3〜C8の2つの辺部分の交差部においては、上下に連続した3層の第1の内部導体層C2〜C9の一部同士が、上から見て3つ重複する箇所が存在している。第1の内部導体層C2,C9の2つの辺部分の交差部においては、上下に連続した2層の第1の内部導体層C2,C3,C8,C9の一部同士が、上から見て2つ重複する箇所が存在している。   At the intersection of the two side portions of the first inner conductor layers C3 to C8, three portions of the first inner conductor layers C2 to C9 that are continuous in the vertical direction overlap three when viewed from above. The place exists. At the intersection of the two side portions of the first inner conductor layers C2 and C9, a part of the two first inner conductor layers C2, C3, C8 and C9 that are continuous in the vertical direction is seen from above. There are two overlapping parts.

このように、上下に隣接する内部導体層C1〜C10同士が、上から見て少なくとも一部が重複するような平面視形状に形成されているので、結局、図4及び図5に示すように、すべての第1及び第2の内部導体層C1〜C10が順次接合されて一体化され、導電部9を構成する。すなわち、2次元的な第1及び第2の内部導体層C1〜C10を積層することで、3次元的なコイル形状を含む導電部9が形成されている。第1及び第2の内部導体層C1〜C10は、積層シートP1〜P10同士の境界面において直接接合され、積層シートP1〜P10同士の間に磁性体層は存在せず、スルーホール電極を設ける必要もない。したがって、積層型インダクタ1における積層方向の寸法を小さくすることができ、低背化を図ることができる。   Thus, since the inner conductor layers C1 to C10 adjacent in the vertical direction are formed in a planar view shape so that at least a part thereof overlaps when viewed from above, eventually, as shown in FIGS. All the first and second inner conductor layers C <b> 1 to C <b> 10 are sequentially joined and integrated to form the conductive portion 9. That is, the conductive portion 9 including a three-dimensional coil shape is formed by stacking the two-dimensional first and second inner conductor layers C1 to C10. The first and second inner conductor layers C1 to C10 are directly joined at the boundary surfaces between the laminated sheets P1 to P10, and there is no magnetic layer between the laminated sheets P1 to P10, and a through-hole electrode is provided. There is no need. Therefore, the dimension in the stacking direction of the multilayer inductor 1 can be reduced, and the height can be reduced.

図2に示されるように、第2の内部導体層C10及び当該第2の内部導体層C10に重複する第1の内部導体層C9の1つの辺部分の一端面は、積層体3の端面3aに露出し端子電極5(図1参照)に接続される。したがって、第2の内部導体層C10及び当該第2の内部導体層C10に重複する第1の内部導体層C9の1つの辺部分は、前述の引き出し部15を構成する。同様に、第2の内部導体層C1及び当該第2の内部導体層C1に重複する第1の内部導体層C2の1つの辺部分も、他方の端子電極5に接続される引き出し部15を構成する。   As shown in FIG. 2, one end surface of one side portion of the second inner conductor layer C <b> 10 and the first inner conductor layer C <b> 9 overlapping the second inner conductor layer C <b> 10 is an end surface 3 a of the multilayer body 3. And is connected to the terminal electrode 5 (see FIG. 1). Therefore, one side portion of the second inner conductor layer C10 and the first inner conductor layer C9 overlapping the second inner conductor layer C10 constitutes the lead portion 15 described above. Similarly, one side portion of the second inner conductor layer C1 and the first inner conductor layer C2 that overlaps the second inner conductor layer C1 also constitutes the lead portion 15 connected to the other terminal electrode 5. To do.

続いて、積層型インダクタ1の製造方法について説明する。   Next, a method for manufacturing the multilayer inductor 1 will be described.

まず、磁性ペースト及び導体ペーストを作る。磁性ペーストは、Ni−Cu−Zn系フェライト粉末、Ni−Cu−Zn−Mg系フェライト粉末、Ni−Cu系フェライト粉末等の磁性粉末をバインダ及び溶剤と共に配合して混錬することによって得られる。導体ペーストは、例えばAg粉末をバインダ及び溶剤と共に配合して混錬することによって得られる。混錬には、三本ロール、ホモジナイザー、サンドミル等を用いる。   First, a magnetic paste and a conductor paste are made. The magnetic paste is obtained by blending and kneading magnetic powders such as Ni—Cu—Zn ferrite powder, Ni—Cu—Zn—Mg ferrite powder, and Ni—Cu ferrite powder together with a binder and a solvent. The conductor paste is obtained, for example, by blending Ag powder together with a binder and a solvent and kneading. For kneading, a three-roll, a homogenizer, a sand mill or the like is used.

続いて、例えば印刷法によって磁性ペーストを支持フィルム上に印刷して、グリーンシートを形成する。このグリーンシートの厚みは、例えば20μmである。そして、このグリーンシートを加熱して乾燥させることで、加工しやすい状態(硬さ)とする。そして、金型プレス機によりグリーンシートを打ち抜いて、各内部導体層C1〜C10に対応する所定形状のくり貫き部を形成する。そのくり貫き部にAg等を主成分とする導電ペーストを充填することにより内部電極パターンが形成された焼成前のグリーンシートが得られる。   Subsequently, the magnetic paste is printed on the support film by, for example, a printing method to form a green sheet. The thickness of this green sheet is, for example, 20 μm. And it is set as the state (hardness) which is easy to process by heating and drying this green sheet. Then, the green sheet is punched out by a die press machine to form a hollow portion having a predetermined shape corresponding to each of the internal conductor layers C1 to C10. A green sheet before firing in which an internal electrode pattern is formed is obtained by filling the cut-through portion with a conductive paste mainly composed of Ag or the like.

グリーンシートの作製法としては、磁性ペーストを所望の厚さになるまで重ね塗りした後、グリーンシートを乾燥させて金型で打ち抜いてもよいし、複数のグリーンシートを所望の厚さになるまで積層した後、これらのグリーンシートを金型でまとめて打ち抜いてもよいし、グリーンシートを1枚毎に金型で打ち抜いた後、複数枚のグリーンシートを重ねて所望の厚さにしてもよい。   The green sheet can be produced by repeatedly applying the magnetic paste to a desired thickness, then drying the green sheet and punching with a mold, or until a plurality of green sheets have the desired thickness. After the lamination, these green sheets may be punched together with a mold, or after green sheets are punched one by one with a mold, a plurality of green sheets may be stacked to obtain a desired thickness. .

くり貫き部の形成法としては、上記の金型による打ち抜き加工の他に、レーザによる穴開け、サンドブラスト加工、エッチング、フォトリソ、或いは孔部形成用の印刷版を支持フィルムに被せてパターンを印刷し、乾燥させてもよい。   In addition to punching with the above-mentioned mold, the punched-out part is formed by printing a pattern by placing a printing plate for laser drilling, sandblasting, etching, photolithography, or hole formation on a support film. It may be dried.

続いて、内部電極パターンが形成された焼成前のグリーンシート及び表面層用のグリーンシートを積層することによりグリーン積層体を作製し、グリーン積層体を所定の大きさに切断する。そして、グリーン積層体の脱バインダを行った後、グリーン積層体を一体焼成する。なお、この時の焼成温度は、例えば850〜900℃程度である。これにより、グリーン積層体が焼成され、上記の積層体3が得られる。   Subsequently, a green laminate is produced by laminating the green sheet before firing on which the internal electrode pattern is formed and the green sheet for the surface layer, and the green laminate is cut into a predetermined size. Then, after removing the binder from the green laminate, the green laminate is integrally fired. In addition, the baking temperature at this time is about 850-900 degreeC, for example. Thereby, a green laminated body is baked and said laminated body 3 is obtained.

次いで、積層体3(図1参照)の両端面3aに例えばAgを主成分とする導電性ペーストを塗布して、例えば600℃程度で焼き付け、その後で電気めっきを施すことにより、端子電極5を形成する。以上により、上述した積層型インダクタ1が完成する。   Next, a conductive paste mainly composed of Ag, for example, is applied to both end surfaces 3a of the laminate 3 (see FIG. 1) and baked at, for example, about 600 ° C., and then electroplated, whereby the terminal electrode 5 is formed. Form. As described above, the multilayer inductor 1 described above is completed.

この積層型インダクタ1では、第1の内部導体層C2〜C9同士が接続されている箇所において重複する2つの辺部分の合計断面積と、第1の内部導体層C2,C9と第2の内部導体層C1,C10とが接続されている箇所において重複する2つの辺部分の合計断面積とが同等に設定されている。このため、引き出し部15の直流抵抗が、コイル部13の直流抵抗と同等にまで低くなる。   In this multilayer inductor 1, the total cross-sectional area of two overlapping side portions where the first inner conductor layers C2 to C9 are connected, the first inner conductor layers C2 and C9, and the second inner conductor layers C2 to C9 are connected to each other. The total cross-sectional areas of the two overlapping side portions at the locations where the conductor layers C1 and C10 are connected are set to be equal. For this reason, the direct current resistance of the lead portion 15 is reduced to be equal to the direct current resistance of the coil portion 13.

以上のように、本実施形態では、コイル部13の直流抵抗だけでなく、引き出し部15の直流抵抗が低くされため、引き出し部15における発熱が抑制され、信頼性に優れた積層型インダクタ1を実現することができる。   As described above, in the present embodiment, not only the direct current resistance of the coil portion 13 but also the direct current resistance of the lead portion 15 is reduced, so that heat generation in the lead portion 15 is suppressed and the multilayer inductor 1 having excellent reliability is obtained. Can be realized.

以上、本発明の好適な実施形態について説明してきたが、本発明は必ずしも上述した実施形態に限定されるものではなく、その要旨を逸脱しない範囲で様々な変更が可能である。   The preferred embodiments of the present invention have been described above. However, the present invention is not necessarily limited to the above-described embodiments, and various modifications can be made without departing from the scope of the present invention.

上記実施形態では、第2の内部導体層C1,C10の長さは、第2の内部導体層C1,C10が第1の内部導体層C2,C9における2つの辺部分の交差部に重複しない長さに設定されているが、図6〜図8に示されるように、第2の内部導体層C1,C10が第1の内部導体層C2,C9における2つの辺部分の交差部に重複する長さに設定されていてもよい。すなわち、第2の内部導体層C1,C10は、第1の内部導体層C2,C9の2つの辺部分の交差部まで伸びていてもよい。この場合、第1の内部導体層C2,C9の2つの辺部分の交差部においても、上下に連続した3層の第1の内部導体層C2,C3,C8,C9及び第2の内部導体層C1,C10の一部同士が、上から見て3つ重複する箇所が存在することとなり、コイル部13と引き出し部15との間において急激に導体断面積が減少してしまう箇所が生じ難くなる。このため、コイル部13及び引き出し部15全体での直流抵抗をより一層確実に低くできる。   In the above embodiment, the length of the second inner conductor layers C1 and C10 is such that the second inner conductor layers C1 and C10 do not overlap at the intersection of the two side portions in the first inner conductor layers C2 and C9. However, as shown in FIGS. 6 to 8, the second inner conductor layers C1 and C10 overlap each other at the intersection of the two side portions in the first inner conductor layers C2 and C9. It may be set. That is, the second inner conductor layers C1 and C10 may extend to the intersection of the two side portions of the first inner conductor layers C2 and C9. In this case, the three first inner conductor layers C2, C3, C8, C9 and the second inner conductor layer that are continuous in the vertical direction also at the intersection of the two side portions of the first inner conductor layers C2, C9. There are three overlapping portions of C1 and C10 when viewed from above, and it is difficult to generate a portion where the conductor cross-sectional area suddenly decreases between the coil portion 13 and the lead portion 15. . For this reason, the direct current resistance in the whole coil part 13 and the drawer | drawing-out part 15 can be made much more reliable.

本発明は、積層型電子部品として、積層型インダクタに限らず、インダクタとコンデンサの双方を有するLC部品やチップビーズなどに適用しても同様の効果を得ることができる。   The present invention is not limited to a multilayer inductor as a multilayer electronic component, and the same effect can be obtained even when applied to an LC component or a chip bead having both an inductor and a capacitor.

1…積層型インダクタ、3…積層体、5…端子電極、7…素体、13…コイル部、15…引き出し部、C1,C10…第2の内部導体層、C2〜C9…第1の内部導体層、F1〜F10…磁性体層、P1〜P10…積層シート。   DESCRIPTION OF SYMBOLS 1 ... Multilayer inductor, 3 ... Multilayer body, 5 ... Terminal electrode, 7 ... Element body, 13 ... Coil part, 15 ... Lead-out part, C1, C10 ... 2nd internal conductor layer, C2-C9 ... 1st inside Conductor layer, F1 to F10 ... magnetic layer, P1 to P10 ... laminated sheet.

Claims (2)

複数層の内部導体層を備え、該複数層の内部導体層によって、コイル部と、該コイル部の両端に位置する引き出し部とが構成された積層型電子部品であって、
前記複数層の内部導体層として、互いに交差する2つの辺部分を有すると共に積層された複数層の第1の内部導体層と、1つの辺部分からなる一対の第2の内部導体層と、を有し、
積層方向に隣接する前記第1の内部導体層同士は、前記積層方向から見て各前記第1の内部導体層の1つの辺部分が重複することで接続され、
積層方向での両端に位置する前記第1の内部導体層における前記引き出し部を構成する1つの辺部分には、前記第2の内部導体層が前記積層方向から見て重複して接続されており、
前記第1の内部導体層同士が接続されている箇所において重複する2つの辺部分の合計断面積と、前記第1の内部導体層と前記第2の内部導体層とが接続されている箇所において重複する2つの辺部分の合計断面積とが同等に設定されていることを特徴とする積層型電子部品。
A multilayer electronic component comprising a plurality of inner conductor layers, wherein the plurality of inner conductor layers comprise a coil portion and lead portions positioned at both ends of the coil portion,
As the plurality of inner conductor layers, a plurality of first inner conductor layers having two side portions intersecting each other and laminated, and a pair of second inner conductor layers each having one side portion, Have
The first inner conductor layers adjacent to each other in the stacking direction are connected by overlapping one side portion of each of the first inner conductor layers as viewed from the stacking direction,
The second internal conductor layer is overlapped and connected to one side portion constituting the lead portion in the first internal conductor layer located at both ends in the stacking direction as viewed from the stacking direction. ,
At the location where the total cross-sectional area of two side portions overlapping at the location where the first inner conductor layers are connected to each other, and the location where the first inner conductor layer and the second inner conductor layer are connected A multilayer electronic component, wherein a total cross-sectional area of two overlapping side portions is set to be equal.
前記第2の内部導体層は、該第2の内部導体層が接続される前記第1の内部導体層の前記2つの辺部分の交差部まで伸びていることを特徴とする請求項1に記載の積層型電子部品。   The said 2nd internal conductor layer is extended to the cross | intersection part of the said 2 side part of the said 1st internal conductor layer to which this 2nd internal conductor layer is connected. Multilayer electronic components.
JP2009027386A 2009-02-09 2009-02-09 Multilayer electronic components Active JP5218125B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2009027386A JP5218125B2 (en) 2009-02-09 2009-02-09 Multilayer electronic components

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2009027386A JP5218125B2 (en) 2009-02-09 2009-02-09 Multilayer electronic components

Publications (2)

Publication Number Publication Date
JP2010183007A true JP2010183007A (en) 2010-08-19
JP5218125B2 JP5218125B2 (en) 2013-06-26

Family

ID=42764306

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2009027386A Active JP5218125B2 (en) 2009-02-09 2009-02-09 Multilayer electronic components

Country Status (1)

Country Link
JP (1) JP5218125B2 (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103996488A (en) * 2013-02-15 2014-08-20 株式会社村田制作所 Electronic component
CN109390136A (en) * 2017-08-04 2019-02-26 Tdk株式会社 Multilayer coil component
US10283248B2 (en) 2015-09-04 2019-05-07 Murata Manufacturing Co., Ltd. Electronic component
US10319508B2 (en) 2016-06-16 2019-06-11 Murata Manufacturing Co., Ltd. Electronic component
US10818422B2 (en) 2017-02-14 2020-10-27 Tdk Corporation Multilayer coil component

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62134227U (en) * 1986-02-18 1987-08-24
JP2000058325A (en) * 1998-08-10 2000-02-25 Murata Mfg Co Ltd Ceramic electronic part
JP2001244117A (en) * 1999-12-20 2001-09-07 Murata Mfg Co Ltd Laminated ceramic electronic component and method of manufacturing the same
JP2003257740A (en) * 2002-03-06 2003-09-12 Murata Mfg Co Ltd Laminated chip component, laminated chip coil, and its manufacturing method

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62134227U (en) * 1986-02-18 1987-08-24
JP2000058325A (en) * 1998-08-10 2000-02-25 Murata Mfg Co Ltd Ceramic electronic part
JP2001244117A (en) * 1999-12-20 2001-09-07 Murata Mfg Co Ltd Laminated ceramic electronic component and method of manufacturing the same
JP2003257740A (en) * 2002-03-06 2003-09-12 Murata Mfg Co Ltd Laminated chip component, laminated chip coil, and its manufacturing method

Cited By (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103996488A (en) * 2013-02-15 2014-08-20 株式会社村田制作所 Electronic component
JP2014157919A (en) * 2013-02-15 2014-08-28 Murata Mfg Co Ltd Electronic component
US9142344B2 (en) 2013-02-15 2015-09-22 Murata Manufacturing Co., Ltd. Electronic component
KR101607517B1 (en) * 2013-02-15 2016-03-30 가부시키가이샤 무라타 세이사쿠쇼 Electronic component
US10283248B2 (en) 2015-09-04 2019-05-07 Murata Manufacturing Co., Ltd. Electronic component
US10319508B2 (en) 2016-06-16 2019-06-11 Murata Manufacturing Co., Ltd. Electronic component
US10818422B2 (en) 2017-02-14 2020-10-27 Tdk Corporation Multilayer coil component
CN109390136A (en) * 2017-08-04 2019-02-26 Tdk株式会社 Multilayer coil component
JP2019033127A (en) * 2017-08-04 2019-02-28 Tdk株式会社 Laminate coil component
US11211192B2 (en) 2017-08-04 2021-12-28 Tdk Corporation Laminated coil component
JP7174509B2 (en) 2017-08-04 2022-11-17 Tdk株式会社 Laminated coil parts
US11749445B2 (en) 2017-08-04 2023-09-05 Tdk Corporation Laminated coil component

Also Published As

Publication number Publication date
JP5218125B2 (en) 2013-06-26

Similar Documents

Publication Publication Date Title
JP6455959B2 (en) Magnetic module for power inductor, power inductor and manufacturing method thereof
JP5482554B2 (en) Multilayer coil
WO2007043309A1 (en) Multilayer coil component
JP2011100830A (en) Multilayer capacitor, mounting structure thereof, and method of manufacturing same
JP5835355B2 (en) Coil parts
JP2000286125A (en) Laminated electronic component
JP6822132B2 (en) Electronic components and their manufacturing methods
JP5218125B2 (en) Multilayer electronic components
JP2015019108A (en) Chip-type coil component
JP5223821B2 (en) Multilayer electronic components
JP2008166385A (en) Manufacturing method of laminated inductor
JPWO2005024863A1 (en) Multilayer coil component and manufacturing method thereof
JP2020198336A (en) Coil component
JP2006339617A (en) Electronic component
JP6248461B2 (en) Multilayer type common mode filter
JP2006190774A (en) Laminated ceramic electronic component
JP2014187276A (en) Multilayer inductor
JP2008108881A (en) Printed circuit board, and chip type solid electrolytic capacitor mounted on the same
JP5867762B2 (en) Inductor element
JP2017174888A (en) Multilayer common mode filter
JP2010171202A (en) Laminated electronic component
JP2012204475A (en) Multilayer electronic component
JP2005142302A (en) Laminated coil component and manufacturing method thereof
JP2009099698A (en) Stacked coil component
JP2016157897A (en) Common mode noise filter

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20111208

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20120726

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20120911

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20121031

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20130205

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20130218

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20160315

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Ref document number: 5218125

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150