JP2010182068A - Optical transceiver - Google Patents

Optical transceiver Download PDF

Info

Publication number
JP2010182068A
JP2010182068A JP2009024676A JP2009024676A JP2010182068A JP 2010182068 A JP2010182068 A JP 2010182068A JP 2009024676 A JP2009024676 A JP 2009024676A JP 2009024676 A JP2009024676 A JP 2009024676A JP 2010182068 A JP2010182068 A JP 2010182068A
Authority
JP
Japan
Prior art keywords
power supply
optical transceiver
terminal
data
rom
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2009024676A
Other languages
Japanese (ja)
Other versions
JP5463679B2 (en
Inventor
Kosuke Tanaka
康祐 田中
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sumitomo Electric Industries Ltd
Original Assignee
Sumitomo Electric Industries Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sumitomo Electric Industries Ltd filed Critical Sumitomo Electric Industries Ltd
Priority to JP2009024676A priority Critical patent/JP5463679B2/en
Publication of JP2010182068A publication Critical patent/JP2010182068A/en
Application granted granted Critical
Publication of JP5463679B2 publication Critical patent/JP5463679B2/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Storage Device Security (AREA)

Abstract

<P>PROBLEM TO BE SOLVED: To provide an optical transceiver for flexibly facilitating countermeasures to the change of SFP specifications with respect to the write-in of data in an ROM incorporated in an optical transceiver. <P>SOLUTION: This optical transceiver is provided with: a transmission part for transmitting an optical signal; a reception part for receiving the optical signal; a memory having the protection terminal of data write-in; and a monitoring control part for controlling the transmission part and the reception part on the basis of a set value set in the memory. This optical transceiver has a first power supply terminal for supplying a power supply voltage to the transmission part and the memory and a second power supply terminal for supplying a power supply voltage to the reception part and the protection terminal. When a voltage is applied to the second power supply terminal, the protection terminal invalidates the write-in of the data, and when the voltage is applied to the second power supply terminal, the protection terminal validates the write-in of the data. <P>COPYRIGHT: (C)2010,JPO&INPIT

Description

本発明は、光通信に用いられるＳＦＰ（Small Form-factor Pluggable）型の光トランシーバに関する。   The present invention relates to an SFP (Small Form-factor Pluggable) type optical transceiver used for optical communication.

光ファイバとの間で光信号を送受する光トランシーバの需要が高まっている。２芯の光ファイバ（送信／受信）に対して同時に光信号のやりとりが行なえる全２重の光トランシーバについて、その電気的仕様、外観仕様等を決めたＭＳＡ（Multi Source Agreement）が締結され、このＭＳＡ規格に基づいた光トランシーバが作製されている（特許文献１、非特許文献１参照）。   There is an increasing demand for optical transceivers that transmit and receive optical signals to and from optical fibers. An MSA (Multi Source Agreement) has been concluded that determines the electrical specifications, appearance specifications, etc. for all duplex optical transceivers that can exchange optical signals simultaneously with a two-core optical fiber (transmission / reception). An optical transceiver based on the MSA standard has been manufactured (see Patent Document 1 and Non-Patent Document 1).

このＭＳＡ規格で定めるうちのＳＦＰ（Small Form-factor Pluggable）型の光トランシーバは、システム機器が「ｏｎ」になっている状態でも、ＳＦＰ型光トランシーバを抜き差しできるようになっているものをいう。
ここで、ＭＳＡ規格において、ＳＦＰ型光トランシーバに搭載するＥＥＰＲＯＭには製造情報を書き込むことが義務化されている。このＥＥＰＲＯＭに書き込んだ製造情報は、第３者によるデータの書き換えもしくは消去を防止するために保護されることが望ましく、大部分のＥＥＰＲＯＭには書き込み禁止機能が設けられている。 The SFP (Small Form-factor Pluggable) type optical transceiver defined in the MSA standard means that the SFP type optical transceiver can be inserted / removed even when the system equipment is “on”.
Here, in the MSA standard, it is obliged to write manufacturing information in the EEPROM mounted on the SFP type optical transceiver. The manufacturing information written in the EEPROM is preferably protected to prevent data rewriting or erasure by a third party, and most EEPROMs are provided with a write prohibiting function.

従って、ＥＥＰＲＯＭへの製造情報書込み工程においては書き込み禁止を解除し、一方、出荷段階では書き込んだ製造情報の改変を防止するために書き込み禁止をかける必要がある。
しかし、ＳＦＰ型光トランシーバでは外部に出ているエッジコネクタ端子の役割は予め決まっており、外部端子から信号を入力することはできない。また、ＳＦＰ型光トランシーバは、金属カバー等で覆われるため、内部に直接電圧を加えることはできない。 Therefore, in the manufacturing information writing process to the EEPROM, it is necessary to cancel the write prohibition, while at the shipping stage, it is necessary to apply the write prohibition to prevent alteration of the written manufacturing information.
However, in the SFP optical transceiver, the role of the edge connector terminal that is exposed to the outside is determined in advance, and signals cannot be input from the external terminal. Further, since the SFP optical transceiver is covered with a metal cover or the like, a voltage cannot be directly applied to the inside.

このような問題点に対して、光モジュール及びホストシステム機器では、例えば図３に示すように、通常「Ｌｏｗ」状態になる外部端子ＭＯＤ＿ＤＥＦ（０）を、反転バッファを経由して、光トランシーバ内のＥＥＰＲＯＭの書き込み禁止端子に接続した上で、ＭＯＤ＿ＤＥＦ（０）を「Ｈｉｇｈ」状態にすることにより、外部端子の数が制限されているＳＦＰ仕様の中で、端子数を増やすことなく、ＥＥＰＲＯＭへのデータの書き込み可／不可を外部のシステム機器側から容易に切り替え可能としている。   In order to solve such a problem, in the optical module and the host system device, as shown in FIG. By connecting MOD_DEF (0) to the “High” state after connecting to the write inhibit terminal of the EEPROM, it is possible to transfer to the EEPROM without increasing the number of terminals in the SFP specification in which the number of external terminals is limited. Can be easily switched from the external system device side.

特開２００５−４６９８号公報Japanese Patent Laid-Open No. 2005-4698

SFF Committee、「ＳＦＰ型光トランシーバ用仕様書（INF-8074i, "Specification for SFP(Small Form-factor Pluggable) Transceiver"）第１.０版」、［online］、２００１年５月１２日、［平成２１年１月２８日検索］、インターネット＜ＵＲＬ: ftp://ftp.seagate.com/sff/INF-8074.PDF＞SFF Committee, “Specification for SFP (Small Form-factor Pluggable) Transceiver” 1.0 Edition ”, [online], May 12, 2001, [Heisei 19 Search on January 28, 2009], Internet <URL: ftp://ftp.seagate.com/sff/INF-8074.PDF>

しかしながら、ＳＦＰ型光トランシーバ（非特許文献１）の規格が拡張されるなどして、ＭＯＤ＿ＤＥＦ（０）端子を他の目的に使用する必要が生じた場合には、上述した従来の手法は適用できない。例えば、ＭＯＤ＿ＤＥＦ（０）端子をバースト信号受信時に入力光パワーを検出するための新たな「RSSI trigger」と呼ぶ制御信号に割り当てられている例があり、書き込み可／不可の制御信号を入力する端子として利用することができない。   However, when the standard of the SFP optical transceiver (Non-Patent Document 1) is expanded or the like, and the MOD_DEF (0) terminal needs to be used for other purposes, the above-described conventional method cannot be applied. . For example, there is an example in which the MOD_DEF (0) terminal is assigned to a new control signal called “RSSI trigger” for detecting the input optical power when a burst signal is received, and a terminal for inputting a writable / impossible control signal Can not be used as.

本発明は、上述のごとき実情を考慮してなされたものであり、光トランシーバに内蔵するＲＯＭへのデータ書き込みに対して、ＳＦＰ仕様の変更に柔軟に対応できる光トランシーバを提供することを目的とする。   The present invention has been made in consideration of the above circumstances, and an object of the present invention is to provide an optical transceiver that can flexibly cope with a change in SFP specifications for data writing to a ROM built in the optical transceiver. To do.

上記の課題を解決するために、本発明の光トランシーバは、光信号を送出する送信部と、光信号を受信する受信部と、データ書き込みの保護端子を有するメモリと、前記メモリに設定された設定値に基づいて前記送信部と前記受信部を制御する監視制御部と、を備え、前記送信部と前記メモリとに電源電圧を供給する第１電源端子と、前記受信部と前記保護端子に電源電圧を供給する第２電源端子を有し、前記保護端子は、前記第２電源端子に電圧が印加されたときに、データの書き込みを不可とし、前記第２電源端子に電圧が印加されなかったときに、データの書き込みを可とする。   In order to solve the above-described problems, an optical transceiver according to the present invention is set in a transmission unit that transmits an optical signal, a reception unit that receives an optical signal, a memory having a data write protection terminal, and the memory. A monitoring control unit that controls the transmission unit and the reception unit based on a set value; a first power supply terminal that supplies a power supply voltage to the transmission unit and the memory; and the reception unit and the protection terminal The power supply voltage has a second power supply terminal, and the protection terminal disables data writing when a voltage is applied to the second power supply terminal, and no voltage is applied to the second power supply terminal. When writing, data writing is allowed.

また、本発明の光トランシーバは、上述の非特許文献１で規定されたＳＦＰ（Small Form-factor Pluggable）型光トランシーバあるいはＳＦＦ（Small Form Factor）型光トランシーバに適用することができる。   The optical transceiver of the present invention can be applied to an SFP (Small Form-factor Pluggable) type optical transceiver or an SFF (Small Form Factor) type optical transceiver defined in Non-Patent Document 1 described above.

本発明によれば、光トランシーバに内蔵されたＲＯＭ内のデータを書き換えるときに、ＳＦＰ仕様で規定されている端子を利用しないので、ＳＦＰ仕様の変更に柔軟に対応することができる。
また、通常の使用において受信側の電源電圧を０Ｖにすることはないため、ＲＯＭのデータが誤って書き換えられることもなくなる。 According to the present invention, when the data in the ROM built in the optical transceiver is rewritten, the terminal defined by the SFP specification is not used, so that it is possible to flexibly cope with the change of the SFP specification.
In addition, since the power supply voltage on the receiving side is not set to 0 V in normal use, ROM data is not erroneously rewritten.

本発明の一実施形態に係るＳＦＰ型光トランシーバの内部回路の一例を示すブロック図である。It is a block diagram which shows an example of the internal circuit of the SFP type optical transceiver which concerns on one Embodiment of this invention. 光トランシーバをシステム機器に接続した状態を示すブロック図である。It is a block diagram which shows the state which connected the optical transceiver to the system apparatus. 従来のＳＦＰ型光トランシーバの内部回路を示すブロック図である。It is a block diagram which shows the internal circuit of the conventional SFP type | mold optical transceiver.

以下、図面を参照して、本発明の光トランシーバに係る好適な実施形態について説明する。本実施形態における光トランシーバは、ＳＦＰ（Small Form-factor Pluggable）型光トランシーバであり、上記の非特許文献１の仕様に沿って製作されるものとする。尚、本実施形態の説明においてＳＦＰ型光トランシーバを代表例として説明するものであるが、本発明は、ＳＦＦ（Small Form Factor）型光トランシーバにも同様に適用することができる。   Hereinafter, preferred embodiments of the optical transceiver of the present invention will be described with reference to the drawings. The optical transceiver in the present embodiment is an SFP (Small Form-factor Pluggable) type optical transceiver, and is manufactured according to the specifications of Non-Patent Document 1 described above. In the description of the present embodiment, the SFP optical transceiver is described as a representative example, but the present invention can be similarly applied to an SFF (Small Form Factor) optical transceiver.

図１は、本発明の一実施形態に係る光トランシーバの内部回路の一例を示すブロック図で、光トランシーバ１は、送信部１０と受信部２０と制御部３０とからなっている。
送信部１０は、発光部制御回路１１と発光部１２を有し、これらにはＶｃｃＴｘ端子から例えば３．３Ｖの電源電圧が供給される。
発光部１２は、例えば、発光素子としてＬＤ（Laser Diode）が用いられ、発光部制御回路１１から駆動信号を受けて光信号を生成して、光トランシーバ１の外へ出力する。 FIG. 1 is a block diagram illustrating an example of an internal circuit of an optical transceiver according to an embodiment of the present invention. The optical transceiver 1 includes a transmission unit 10, a reception unit 20, and a control unit 30.
The transmission unit 10 includes a light emitting unit control circuit 11 and a light emitting unit 12, to which a power supply voltage of 3.3 V, for example, is supplied from a VccTx terminal.
The light emitting unit 12 uses, for example, an LD (Laser Diode) as a light emitting element, receives a drive signal from the light emitting unit control circuit 11, generates an optical signal, and outputs it to the outside of the optical transceiver 1.

発光部制御回路１１には、光トランシーバ１の外部からデータ信号と停止信号をそれぞれ受けるＴｘＤａｔａ端子とＴｘＤｉｓａｂｌｅ端子、および、光トランシーバ１の外部へ故障信号を出すＴｘＦａｕｌｔ端子を備えている。
発光部制御回路１１は、ＴｘＤａｔａ端子からデータ信号を受け、発光部１２を駆動して光ファイバに対して信号光を出力させる。この駆動は、監視制御部３１からの指示により、発光部１２から発する光信号のパワーをＲＯＭ３２内の設定値に対応する値になるように、フィードバック型の自動パワー制御（ＡＰＣ：Auto Power Control）がなされる。 The light emitting unit control circuit 11 includes a TxData terminal and a TxDisable terminal that respectively receive a data signal and a stop signal from the outside of the optical transceiver 1, and a TxFault terminal that outputs a failure signal to the outside of the optical transceiver 1.
The light emitting unit control circuit 11 receives a data signal from the TxData terminal and drives the light emitting unit 12 to output signal light to the optical fiber. In this driving, feedback type automatic power control (APC: Auto Power Control) is performed so that the power of the optical signal emitted from the light emitting unit 12 becomes a value corresponding to the set value in the ROM 32 according to an instruction from the monitoring control unit 31. Is made.

また、発光部制御回路１１は、ＴｘＤｉｓａｂｌｅ端子から停止信号を受け取ると、発光部１２における発光を強制的に停止させる。また、発光部制御回路１１は、発光部１２あるいは監視制御部３１等にエラーが発生し、このＡＰＣ制御ループが正常に機能していないことを知らせる信号をＴｘＦａｕｌｔ端子から外部に出力する。   Further, when receiving the stop signal from the TxDisable terminal, the light emitting unit control circuit 11 forcibly stops the light emission in the light emitting unit 12. Further, the light emitting unit control circuit 11 outputs a signal from the TxFault terminal to the outside informing that an error has occurred in the light emitting unit 12 or the monitoring control unit 31 and the APC control loop is not functioning normally.

受信部２０は、受信部制御回路２１と受光部２２を有し、ＶｃｃＲｘ端子から例えば３．３Ｖの電源電圧が供給される。また、ＶｃｃＲｘ端子から供給される電源電圧は、制御部３０の非反転バッファ３３にも供給される。   The receiving unit 20 includes a receiving unit control circuit 21 and a light receiving unit 22, and a power supply voltage of 3.3 V, for example, is supplied from the VccRx terminal. The power supply voltage supplied from the VccRx terminal is also supplied to the non-inverting buffer 33 of the control unit 30.

受光部２２は、例えば、受光素子としてＡＰＤ（Avalanche Photo Diode）が用いられ、受信部制御回路２１からバイアス電圧を受けて動作し、光ファイバからの光信号入力を電気信号に変換する。
受信部制御回路２１は、受光部２２で変換された電気信号を増幅すると共に、データ信号を再生してＲｘＤａｔａ端子を介して光トランシーバ１の外部に出力する。 The light receiving unit 22 uses, for example, an APD (Avalanche Photo Diode) as a light receiving element, operates by receiving a bias voltage from the receiving unit control circuit 21, and converts an optical signal input from the optical fiber into an electrical signal.
The receiving unit control circuit 21 amplifies the electrical signal converted by the light receiving unit 22, reproduces the data signal, and outputs it to the outside of the optical transceiver 1 via the RxData terminal.

制御部３０は、監視制御部３１、ＲＯＭ３２、非反転バッファ３３を有し、これらにはＶｃｃＴｘ端子から例えば３．３Ｖの電源電圧が供給される。
監視制御部３１は、ＲＯＭ３２内に記憶されている設定値に基づいて、ケース内の温度や発光部１２のパワーや受光部２２からの電気信号を監視して、発光部制御回路１１および受信部制御回路２１の動作を制御する。 The control unit 30 includes a monitoring control unit 31, a ROM 32, and a non-inverting buffer 33, and a power supply voltage of 3.3 V, for example, is supplied from the VccTx terminal.
The monitoring control unit 31 monitors the temperature in the case, the power of the light emitting unit 12, and the electrical signal from the light receiving unit 22 based on the set value stored in the ROM 32, and the light emitting unit control circuit 11 and the receiving unit. The operation of the control circuit 21 is controlled.

ＲＯＭ３２は、例えば、ＥＥＰＲＯＭ（Electrically Erasable and Programmable ROM）が用いられ、光トランシーバ１の端子のうち制御用に用いるＭＯＤ＿ＤＥＦ（０）〜（２）のなかで、クロック用のＭＯＤ＿ＤＥＦ（１）と、１ビットのデータ用のＭＯＤ＿ＤＥＦ（２）に対する端子が確保されているが、ＭＯＤ＿ＤＥＦ（０）は、抵抗を介して接地されている。
また、ＲＯＭ３２には、書き込み禁止端子（ＷＰ端子）が確保されており、非反転バッファ３３から供給された信号が「Ｈｉｇｈ」状態のときにＲＯＭ３２への書き込みが不可となり、「Ｌｏｗ」状態のときにＲＯＭ３２への書き込みが許可となる。このＲＯＭ３２は、光トランシーバが出荷される前に書き込みが許可され、例えば、非特許文献１のＳＦＰ仕様で規定されたシリアルＩＤ、伝送距離、伝送速度、ベンダ名等の製造情報、および、送信部１０や受信部２０の制御情報が書き込まれ、その後に書き込みが禁止され、出荷後には、必要に応じてこれらの値を読み出すことだけができる。 The ROM 32 is, for example, an EEPROM (Electrically Erasable and Programmable ROM), and among the MOD_DEF (0) to (2) used for control among the terminals of the optical transceiver 1, MOD_DEF (1) for clock and 1 A terminal for MOD_DEF (2) for bit data is secured, but MOD_DEF (0) is grounded via a resistor.
Further, the ROM 32 has a write inhibit terminal (WP terminal). When the signal supplied from the non-inverting buffer 33 is in the “High” state, writing to the ROM 32 is impossible, and in the “Low” state. In addition, writing to the ROM 32 is permitted. The ROM 32 is allowed to be written before the optical transceiver is shipped. For example, the serial ID, the transmission distance, the transmission speed, the manufacturing information such as the vendor name specified in the SFP specification of Non-Patent Document 1, and the transmission unit 10 and the control information of the receiving unit 20 are written, the writing is prohibited thereafter, and after shipment, these values can only be read as needed.

非反転バッファ３３は、受信部２０のＶｃｃＲｘ端子から電源電圧が供給されたときに、その出力信号が「Ｈｉｇｈ」状態とされ、ＲＯＭ３２の書き込みが禁止される。
そして、受信部２０のＶｃｃＲｘ端子から電源電圧が供給されなかったり、０Ｖの電圧とされたときに、その出力信号が「Ｌｏｗ」状態とされ、ＲＯＭ３２の書き込みが許容される。 When the power supply voltage is supplied from the VccRx terminal of the receiving unit 20, the non-inverting buffer 33 is set to a “High” output signal and writing to the ROM 32 is prohibited.
When the power supply voltage is not supplied from the VccRx terminal of the receiving unit 20 or is set to a voltage of 0 V, the output signal is set to the “Low” state, and writing to the ROM 32 is permitted.

次に、上記の光トランシーバ１のＲＯＭ３２にデータを書き込む方法について説明する。
図２は、光トランシーバ１をシステム機器５０に接続した状態を示すブロック図である。図２において、ＲＯＭ３２に書き込むデータを保持したシステム機器５０のケージ内に光トランシーバ１を正常に挿入すると、システム機器５０側のＶｃｃＴｘ信号線とＶｃｃＲｘ信号線とＭＯＤ＿ＤＥＦ（０）信号線とＭＯＤ＿ＤＥＦ（１）信号線とＭＯＤ＿ＤＥＦ（２）信号線が、光トランシーバ１の対応するそれぞれの端子に接続される。 Next, a method for writing data into the ROM 32 of the optical transceiver 1 will be described.
FIG. 2 is a block diagram showing a state where the optical transceiver 1 is connected to the system device 50. In FIG. 2, when the optical transceiver 1 is normally inserted into the cage of the system device 50 holding the data to be written in the ROM 32, the VccTx signal line, the VccRx signal line, the MOD_DEF (0) signal line, and the MOD_DEF (1) on the system device 50 side. ) Signal line and MOD_DEF (2) signal line are connected to corresponding terminals of the optical transceiver 1.

システム機器５０に電源が投入されると、ＶｃｃＴｘ信号線とＶｃｃＲｘ信号線に電源電圧＋３．３Ｖが供給され、非反転バッファ３３の出力信号は「Ｈｉｇｈ」状態になり、通常の使用ではＲＯＭ３２への書き込みが不可となり、ＲＯＭ３２内のデータが保護されることになる。   When power is applied to the system device 50, the power supply voltage + 3.3V is supplied to the VccTx signal line and the VccRx signal line, and the output signal of the non-inverting buffer 33 is in a “High” state. Writing becomes impossible, and data in the ROM 32 is protected.

システム機器５０から光トランシーバ１のＲＯＭ３２にデータを書き込むときには、ＶｃｃＲｘ端子からの電源電圧を０Ｖ乃至はＶｃｃＲｘ端子への電源電圧の供給を停止する。これにより、非反転バッファ３３の出力信号は「Ｌｏｗ」状態になり、光トランシーバ１のＲＯＭ３２の書き込み禁止端子での書き込みが許可となる。   When data is written from the system device 50 to the ROM 32 of the optical transceiver 1, the supply of the power supply voltage from the VccRx terminal to the 0V or VccRx terminal is stopped. As a result, the output signal of the non-inverting buffer 33 is in the “Low” state, and writing at the write inhibit terminal of the ROM 32 of the optical transceiver 1 is permitted.

ＲＯＭ３２の書き換えは、光トランシーバを出荷する前に行うので、光信号を受信する必要がない状態であるため、受信側の電源電圧を０Ｖにしても実用上の支障は無い。
また、微弱な信号を扱う受信側へ与えるノイズの悪影響を避けるために、光トランシーバ内部のＲＯＭなどのデジタル回路は送信側のＶｃｃＴｘ端子から電源電圧を供給されることが一般的であり、受信側の電源電圧を０ＶとしてもＲＯＭ３２の書き換え中に動作しなければならないＲＯＭ３２や非反転バッファ３３は正常に動作するので問題はない。 Since the ROM 32 is rewritten before the optical transceiver is shipped, there is no need to receive an optical signal. Therefore, there is no practical problem even if the power supply voltage on the receiving side is 0V.
In order to avoid the adverse effect of noise on the receiving side that handles weak signals, digital circuits such as ROM inside the optical transceiver are generally supplied with a power supply voltage from the VccTx terminal on the transmitting side. Even if the power supply voltage is set to 0V, the ROM 32 and the non-inversion buffer 33 that must operate during rewriting of the ROM 32 operate normally, so that there is no problem.

システム機器５０は、Ｉ２Ｃ等のシリアルインターフェースでシステム機器５０内のメモリに記憶したデータをＭＯＤ＿ＤＥＦ（０）〜（２）の信号線を介して光トランシーバ１に転送する。この転送は、まず、ＲＯＭ３２内の転送先に該当するビットに対するアドレス信号を１ビットの直列信号として送信し、次いで、このアドレスに書き込む８ビット並列データを１ビットの直列信号として送信して、所定の時間が経過したあと、同様に繰り返して次のデータを転送する。
光トランシーバ１では、ＭＯＤ＿ＤＥＦ（２）の信号線で送られてきたアドレス信号とデータ信号を受け取って、ＲＯＭ３２の該当アドレスにデータを書き込む。 The system device 50 transfers the data stored in the memory in the system device 50 through a serial interface such as I 2 C to the optical transceiver 1 via the signal lines MOD_DEF (0) to (2). In this transfer, first, an address signal corresponding to a bit corresponding to a transfer destination in the ROM 32 is transmitted as a 1-bit serial signal, and then 8-bit parallel data to be written to this address is transmitted as a 1-bit serial signal. After the time elapses, the next data is transferred in the same manner.
The optical transceiver 1 receives the address signal and the data signal sent through the MOD_DEF (2) signal line, and writes the data to the corresponding address in the ROM 32.

システム機器５０では、すべてのデータを転送した後、電源電圧＋３．３ＶをＶｃｃＲｘ信号線に供給することにより、非反転バッファ３３の出力信号が「Ｈｉｇｈ」状態になり、光トランシーバ１のＲＯＭ３２の書き込み禁止端子が書き込み不可となり、ＲＯＭ３２のデータが保護されることになる。あるいは、ユーザがシステム機器５０から光トランシーバ１を取り外すとしても同様な効果がある。   In the system device 50, after all the data is transferred, the power supply voltage + 3.3V is supplied to the VccRx signal line, so that the output signal of the non-inversion buffer 33 becomes “High” state, and the ROM 32 of the optical transceiver 1 is written. The prohibit terminal cannot be written, and the data in the ROM 32 is protected. Alternatively, even if the user removes the optical transceiver 1 from the system device 50, the same effect is obtained.

以上のような実施形態の光トランシーバでは、ＲＯＭ内のデータを書き換えるときに、ＳＦＰ仕様で規定されている端子を利用しないので、ＳＦＰ仕様の変更に柔軟に対応することができる。また、通常の使用において受信側の電源電圧を０Ｖにすることはないため、ＲＯＭのデータが誤って書き換えられることもなくなる。   In the optical transceiver of the embodiment as described above, when data in the ROM is rewritten, a terminal defined in the SFP specification is not used, so that it is possible to flexibly cope with a change in the SFP specification. In addition, since the power supply voltage on the receiving side is not set to 0 V in normal use, ROM data is not erroneously rewritten.

１…光トランシーバ、１０…送信部、１１…発光部制御回路、１２…発光部、２０…受信部、２１…受信部制御回路、２２…受光部、３０…制御部、３１…監視制御部、３２…ＲＯＭ、３３…非反転バッファ、５０…システム機器。 DESCRIPTION OF SYMBOLS 1 ... Optical transceiver, 10 ... Transmission part, 11 ... Light emission part control circuit, 12 ... Light emission part, 20 ... Reception part, 21 ... Reception part control circuit, 22 ... Light reception part, 30 ... Control part, 31 ... Monitoring control part, 32 ... ROM, 33 ... non-inversion buffer, 50 ... system equipment.

Claims (1)

光信号を送出する送信部と、光信号を受信する受信部と、データ書き込みの保護端子を有するメモリと、前記メモリに設定された設定値に基づいて前記送信部と前記受信部を制御する監視制御部と、を備え、前記送信部と前記メモリとに電源電圧を供給する第１電源端子と、前記受信部と前記保護端子に電源電圧を供給する第２電源端子を有し、前記保護端子は、前記第２電源端子に電圧が印加されたときに、データの書き込みを不可とし、前記第２電源端子に電圧が印加されなかったときに、データの書き込みを可とすることを特徴とする光トランシーバ。   A transmitter for transmitting an optical signal, a receiver for receiving an optical signal, a memory having a data write protection terminal, and a monitor for controlling the transmitter and the receiver based on a set value set in the memory A first power supply terminal that supplies a power supply voltage to the transmission unit and the memory; and a second power supply terminal that supplies a power supply voltage to the reception unit and the protection terminal. Is characterized in that data writing is disabled when a voltage is applied to the second power supply terminal, and data writing is enabled when no voltage is applied to the second power supply terminal. Optical transceiver.
JP2009024676A 2009-02-05 2009-02-05 Optical transceiver Expired - Fee Related JP5463679B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2009024676A JP5463679B2 (en) 2009-02-05 2009-02-05 Optical transceiver

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2009024676A JP5463679B2 (en) 2009-02-05 2009-02-05 Optical transceiver

Publications (2)

Publication Number Publication Date
JP2010182068A true JP2010182068A (en) 2010-08-19
JP5463679B2 JP5463679B2 (en) 2014-04-09

Family

ID=42763622

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2009024676A Expired - Fee Related JP5463679B2 (en) 2009-02-05 2009-02-05 Optical transceiver

Country Status (1)

Country Link
JP (1) JP5463679B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2020187587A (en) * 2019-05-15 2020-11-19 Ｎｅｃプラットフォームズ株式会社 Optical transmission device, optical transmission system, control method for optical transmission device, and program

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09218826A (en) * 1996-02-09 1997-08-19 Canon Inc Portable electronic equipment
JP2003131947A (en) * 2001-10-24 2003-05-09 Fujitsu Media Device Kk Circuit board for mounting memory
JP2005004698A (en) * 2003-06-16 2005-01-06 Sumitomo Electric Ind Ltd Optical module and host system equipment

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09218826A (en) * 1996-02-09 1997-08-19 Canon Inc Portable electronic equipment
JP2003131947A (en) * 2001-10-24 2003-05-09 Fujitsu Media Device Kk Circuit board for mounting memory
JP2005004698A (en) * 2003-06-16 2005-01-06 Sumitomo Electric Ind Ltd Optical module and host system equipment

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2020187587A (en) * 2019-05-15 2020-11-19 Ｎｅｃプラットフォームズ株式会社 Optical transmission device, optical transmission system, control method for optical transmission device, and program
JP7435994B2 (en) 2019-05-15 2024-02-21 Ｎｅｃプラットフォームズ株式会社 Optical transmission equipment, optical transmission system, control method and program for optical transmission equipment

Also Published As

Publication number Publication date
JP5463679B2 (en) 2014-04-09

Similar Documents

Publication Publication Date Title
JP3822861B2 (en) Integrated Memory Map Controller Circuit for Fiber Optic Transceivers
US7751717B2 (en) Host printed circuit board with multiple optical transceivers
US20060093373A1 (en) Multi-transceiver module control with single microcontroller
JP4417217B2 (en) Optical transceiver module
US7295750B2 (en) Access key enabled update of an optical transceiver
US10812192B2 (en) Optical transceiver
US20100028015A1 (en) Backdoor diagnostic communication to transceiver module
US20060069822A1 (en) Optical communication module
JP2009105489A (en) Optical transceiver and control method for the optical transceiver
US7974538B2 (en) Transaction for transceiver firmware download
JP5463679B2 (en) Optical transceiver
US7957651B2 (en) Configurable optical transceiver feature specific cost transaction
JP2006325030A (en) Optical data link and control method of optical data link
US7610494B2 (en) Encrypted microcode update of an optical transceiver
US7954358B2 (en) Laser driver bias current calibration
US7092604B2 (en) Optical transceiver module with improved DDIC and methods of use
US7505684B2 (en) Transceiver boot loader
JP2006279246A (en) Optical transmission apparatus and control method thereof
JP5887865B2 (en) Optical transceiver
JP2005004698A (en) Optical module and host system equipment
JP2009296213A (en) Optical data link
US7873281B2 (en) Reliable transceiver microcode update mechanism
JP2010160679A (en) Memory write method and optical transceiver
JP2006286737A (en) Light-emitting element module, electrical/optical converter, and light transmitter
JP2016219986A (en) Optical Communication Module

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20111020

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20130618

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20130619

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20130711

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20131224

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20140106

R150 Certificate of patent or registration of utility model

Ref document number: 5463679

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees