JP2010170203A - Ic module and ic card equipped with the ic module - Google Patents

Ic module and ic card equipped with the ic module Download PDF

Info

Publication number
JP2010170203A
JP2010170203A JP2009010047A JP2009010047A JP2010170203A JP 2010170203 A JP2010170203 A JP 2010170203A JP 2009010047 A JP2009010047 A JP 2009010047A JP 2009010047 A JP2009010047 A JP 2009010047A JP 2010170203 A JP2010170203 A JP 2010170203A
Authority
JP
Japan
Prior art keywords
substrate
lsi
module
lsis
contact terminal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP2009010047A
Other languages
Japanese (ja)
Inventor
Masaru Murohara
勝 室原
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Priority to JP2009010047A priority Critical patent/JP2010170203A/en
Publication of JP2010170203A publication Critical patent/JP2010170203A/en
Withdrawn legal-status Critical Current

Links

Images

Landscapes

  • Credit Cards Or The Like (AREA)

Abstract

<P>PROBLEM TO BE SOLVED: To cope with the thinning of an IC card, by reducing the thickness of an LSI mounting part, even if a plurality of LSIs are mounted so as to be superimposed on a substrate. <P>SOLUTION: This IC module is provided with a substrate 2, having a plurality of contact terminal sections C1 to C8 which are to be used for data communication with the outside on one face side and a device hole 7 on the other face; and a plurality of LSIs 3 and 4, at least one of which at one end side of the superimposing direction is mounted so as to be stored in a device hole 7 and is electrically connected to the contact terminal sections C1 to C8. <P>COPYRIGHT: (C)2010,JPO&INPIT

Description

本発明は、基板に複数個のLSIを重ね合わせた状態で実装するICモジュール及びこのICモジュールを備えるICカードに関する。   The present invention relates to an IC module that is mounted in a state where a plurality of LSIs are superimposed on a substrate, and an IC card including the IC module.

ICカードには複数のLSIを備え、接触方式、或いは非接触方式で外部とデータ通信できるようにしたものがある。   Some IC cards include a plurality of LSIs, and can communicate data with the outside by a contact method or a non-contact method.

複数のLSIは基板に実装されるが、その実装方法としては基板の平面方向に複数のLSIを並べる方法がある。   A plurality of LSIs are mounted on a substrate. As a mounting method, there is a method of arranging a plurality of LSIs in the plane direction of the substrate.

しかしながら、LSIを平面方向へ並べる方法では、製品サイズが大きくなってしまう欠点がある。   However, the method of arranging LSIs in the planar direction has a drawback that the product size increases.

そこで、LSIを高さ方向に重ねてスタック実装することが考えられている(例えば、特許文献1、特許文献2参照。)。
特開平11−338994号公報 特開平11−288977号公報
Therefore, it is considered that LSIs are stacked and stacked in the height direction (see, for example, Patent Document 1 and Patent Document 2).
JP 11-338994 A JP-A-11-288877

しかしながら、従来においては、単に、基板上に複数のLSIを積層していたため、LSI実装部の高さ寸法が大となり、ICカードの薄型化に対応できなくなるという問題があった。   However, conventionally, since a plurality of LSIs are simply stacked on a substrate, there is a problem that the height dimension of the LSI mounting portion becomes large and the IC card cannot be made thinner.

本発明は上記事情に着目してなされたもので、その目的とするところは、複数のLSIを基板に重ね合わせて実装してもLSI実装部の厚さを薄くでき、ICカードの薄型化に対応できるようにしたICモジュール及びICカードを提供することにある。   The present invention has been made by paying attention to the above circumstances, and the object of the present invention is to reduce the thickness of the LSI mounting portion even if a plurality of LSIs are mounted on the substrate, thereby reducing the thickness of the IC card. An object of the present invention is to provide an IC module and an IC card which can be used.

上記課題を解決するため、請求項1記載の発明は、一面側に外部とのデータ通信に使用する複数のコンタクト端子部を有し、他面側に凹部を有した基板と、互いに重ね合わされた状態で、少なくとも重ね方向一端側の一個が前記凹部内に収納されて実装され、前記コンタクト端子部に電気的に接続される複数のLSIとを具備したことを特徴とする。   In order to solve the above-mentioned problem, the invention described in claim 1 has a plurality of contact terminal portions used for data communication with the outside on one surface side, and a substrate having a concave portion on the other surface side, which are superimposed on each other. In this state, at least one of one end side in the overlapping direction is housed and mounted in the recess, and includes a plurality of LSIs electrically connected to the contact terminal portion.

請求項5記載の発明は、一面側に外部とのデータ通信に使用する複数のコンタクト端子部を有し、他面側に凹部を有した基板と、互いに重ね合わされた状態で、少なくとも重ね方向一端側の一個が前記凹部内に収納されて実装され、前記コンタクト端子部に電気的に接続される複数のLSIとを有して構成されるICモジュールと、このICモジュールを所定部位に埋設するカード基材とを具備することを特徴とする。   According to a fifth aspect of the present invention, there is provided at least one end in the overlapping direction in a state where a plurality of contact terminal portions used for data communication with the outside on one surface side and a substrate having a recess on the other surface side are overlaid on each other IC module comprising a plurality of LSIs, one of which is housed and mounted in the recess and electrically connected to the contact terminal part, and a card in which the IC module is embedded in a predetermined part And a base material.

本発明によれば、複数のLSIを基板に重ね合わせて実装してもLSI実装部の厚さを薄くでき、ICカードの薄型化に対応できる。   According to the present invention, even if a plurality of LSIs are stacked and mounted on a substrate, the thickness of the LSI mounting portion can be reduced, and the IC card can be made thinner.

以下、本発明の実施の形態を図面を参照して詳細に説明する。
図1は本発明の一実施の形態であるICモジュール1をLSI側から示す平面図で、図2はそのLSIを透過して示す平面図、図3は図2中A−AA線に沿って示す断面図である。
Hereinafter, embodiments of the present invention will be described in detail with reference to the drawings.
FIG. 1 is a plan view showing an IC module 1 according to an embodiment of the present invention from the LSI side, FIG. 2 is a plan view showing the LSI through it, and FIG. 3 is taken along the line A-AA in FIG. It is sectional drawing shown.

ICモジュール1は基板として厚さ100μmのガラスエポキシ基板2を備え、この基板2の下面側(一面側)には複数のコンタクト端子C1〜C8が配設されている。基板2の上面側(他面側)には厚さ120μmの第1及び第2のLSI3,4が重ね合わされた状態で実装されている。第1のLSI3はその外径寸法を大とし、第2のLSI4はその外形寸法を小としている。第1のLSI3の端子には高さ20μmの金製のバンプ12が突設され、第2のLSI4の端子には数μm厚の金製のバンプ(図示しない)が突設されている。第1のLSI3のバンプ12と第2のLSI4のバンプ(図示しない)とは熱と圧力とで接合されて電気的に接続されている。   The IC module 1 includes a glass epoxy substrate 2 having a thickness of 100 μm as a substrate, and a plurality of contact terminals C1 to C8 are disposed on the lower surface side (one surface side) of the substrate 2. On the upper surface side (other surface side) of the substrate 2, the first and second LSIs 3 and 4 having a thickness of 120 μm are mounted in a superposed state. The first LSI 3 has a large outer diameter, and the second LSI 4 has a small outer dimension. A gold bump 12 having a height of 20 μm protrudes from a terminal of the first LSI 3, and a gold bump (not shown) having a thickness of several μm protrudes from a terminal of the second LSI 4. The bumps 12 of the first LSI 3 and the bumps (not shown) of the second LSI 4 are bonded and electrically connected by heat and pressure.

基板2の上面側には凹部としてのデバイスホール7が設けられ、第1及び第2のLSI3,4は第2のLSI4をデバイスホール7内に収納した状態で接着剤8によって基板2に接着されている。   A device hole 7 as a concave portion is provided on the upper surface side of the substrate 2, and the first and second LSIs 3 and 4 are bonded to the substrate 2 by the adhesive 8 in a state where the second LSI 4 is accommodated in the device hole 7. ing.

また、基板2の上面側には35μm厚の銅箔にニッケルメッキと金メッキを施してパターン10が形成され、上記したコンタクト端子C1〜C8も同様に構成されている。基板2にはスルーホール11が形成され、パターン10はスルーホール11を介してコンタクト端子C1〜C8に接続されている。   Further, on the upper surface side of the substrate 2, a pattern 10 is formed by applying nickel plating and gold plating to a 35 μm thick copper foil, and the contact terminals C1 to C8 described above are similarly configured. A through hole 11 is formed in the substrate 2, and the pattern 10 is connected to the contact terminals C 1 to C 8 through the through hole 11.

第1のLSI3はそのバンプ12及びパターン10を介して図4にも示すようにコンタクト端子C1〜C3,C5,C7に接続されて接触式のICモジュールとして用いられ、第2のLSI4は、コンタクト端子C4,C6,C8を介して外部アンテナに接続されて非接触式のICモジュールとして用いられるようになっている。   The first LSI 3 is connected to the contact terminals C1 to C3, C5, and C7 through the bumps 12 and the pattern 10 as shown in FIG. 4 and used as a contact type IC module. It is connected to an external antenna via terminals C4, C6, C8 and used as a non-contact type IC module.

次に、上記したICモジュール1の製造方法について説明する。   Next, a method for manufacturing the above-described IC module 1 will be described.

まず、図5に示すように第1のLSI3をそのバンプ12側を上向きにしてセットし、第2のLSI4を重ね合わせるエリアに異方性導電性接着剤14を塗布する。この塗布後、第2のLSI4をそのバンプ(図示しない)を下向きにして第1のLSI3に対向させてから下降させてそのバンプ(図示しない)を第1のLSI3のバンプ12に熱と圧力で接合して電気的に接続する。これにより、異方性導電性接着剤14が硬化されて図6に示すように第1及び第2のLSI3,4が一体化される。   First, as shown in FIG. 5, the first LSI 3 is set with its bump 12 facing upward, and the anisotropic conductive adhesive 14 is applied to the area where the second LSI 4 is overlapped. After this application, the second LSI 4 is made to face the first LSI 3 with its bump (not shown) facing downward and then lowered, and the bump (not shown) is applied to the bump 12 of the first LSI 3 with heat and pressure. Join and make electrical connection. Thereby, the anisotropic conductive adhesive 14 is cured, and the first and second LSIs 3 and 4 are integrated as shown in FIG.

このように第1及び第2のLSI3,4を一体化させたのち、図7に示すように上下反転させて実装部へと搬送する。実装部には図8に示すように基板2がそのデバイスホール7を上向きにしてセットされ、デバイスホール7内には絶縁性の接着剤8が収容されている。このようにセットされる基板2のデバイスホール7に対し、第1及び第2のLSI3,4を図9に示すようにその第2のLSI4を下向きにして対向させる。このように対向させたのち、第1及び第2のLSI3,4を図示しない熱プレッシャヘッドにより下降させて第2のLSI4を図10に示すように基板2のデバイスホール7内に収納し、加熱、加圧する。これにより、第1のLSI3のバンプ12と基板のパターン10とが電気的に接続されるとともに、第1及び第2のLSI3,4と基板2とが接着剤8によって接着固定されてICモジュール1が構成されることになる。   After the first and second LSIs 3 and 4 are integrated in this way, they are turned upside down as shown in FIG. As shown in FIG. 8, the substrate 2 is set in the mounting portion with its device hole 7 facing upward, and an insulating adhesive 8 is accommodated in the device hole 7. The first and second LSIs 3 and 4 are opposed to the device hole 7 of the substrate 2 set in this manner with the second LSI 4 facing downward as shown in FIG. After facing in this way, the first and second LSIs 3 and 4 are lowered by a thermal pressure head (not shown), and the second LSI 4 is accommodated in the device hole 7 of the substrate 2 as shown in FIG. , Pressurize. As a result, the bumps 12 of the first LSI 3 and the substrate pattern 10 are electrically connected, and the first and second LSIs 3 and 4 and the substrate 2 are bonded and fixed by the adhesive 8, and the IC module 1. Will be configured.

このように構成されたICモジュール1は、図11に示すようにカード基材19に埋設されてICカードKが構成される。   The IC module 1 configured as described above is embedded in a card base 19 to form an IC card K as shown in FIG.

上記したように、この実施の形態の形態によれば、基板2にデバイスホール7を形成し、このデバイスホール7内に第2のLSI4を嵌め込むため、その分、LSI実装部の厚さを薄くすることができ、ICカードKの薄型化に対応することが可能となる。   As described above, according to the embodiment, since the device hole 7 is formed in the substrate 2 and the second LSI 4 is fitted into the device hole 7, the thickness of the LSI mounting portion is accordingly increased. It is possible to reduce the thickness of the IC card K.

図12及び図13は、本発明の第2の実施の形態を示すものである。   12 and 13 show a second embodiment of the present invention.

なお、上記した第1の実施の形態で示した部分と同一部分については、同一番号を付してその詳細な説明は省略する。   The same parts as those shown in the first embodiment are given the same reference numerals, and detailed description thereof is omitted.

上記した第1の実施の形態では、第1のLSI3のバンプ12とコンタクト端子C1〜C8とをパターン10を介して電気的に接続したが、第2の実施の形態では、図12に示すように、基板2に外部コンタクト端子C1〜C8の一部が露出するように貫通穴21を設け、この貫通穴21に導電接着剤22を注入する。そして、重ね合わされた第1及び第2のLSI3,4をその第2のLSI4を下向きにして基板2のデバイスホール7に収納するとともに、第1のLSI3のバンプ12を貫通穴21内に挿入して加熱、加圧する。これにより、導電接着剤22が硬化されて第1のLSI3のバンプ12と外部コンタクト端子C1〜C8とが電気的に接続する。   In the first embodiment described above, the bump 12 of the first LSI 3 and the contact terminals C1 to C8 are electrically connected via the pattern 10, but in the second embodiment, as shown in FIG. In addition, a through hole 21 is provided in the substrate 2 so that a part of the external contact terminals C 1 to C 8 is exposed, and a conductive adhesive 22 is injected into the through hole 21. The superposed first and second LSIs 3 and 4 are stored in the device hole 7 of the substrate 2 with the second LSI 4 facing downward, and the bumps 12 of the first LSI 3 are inserted into the through holes 21. Heat and pressurize. As a result, the conductive adhesive 22 is cured and the bumps 12 of the first LSI 3 and the external contact terminals C1 to C8 are electrically connected.

この第2の実施の形態によっても、上記した第1の実施の形態と同様に、LSI実装部の高さを低くすることができ、ICカードKの薄型化に対応することができる。   Also according to the second embodiment, the height of the LSI mounting portion can be reduced and the IC card K can be made thinner as in the first embodiment.

なお、この発明は、上述した実施の形態そのままに限定されるものではなく、実施段階ではその要旨を逸脱しない範囲で構成要素を変形して具体化できる。また、上述した実施の形態に開示されている複数の構成要素の適宜な組み合わせにより種々の発明を形成できる。例えば、上述した実施の形態に示される全構成要素から幾つかの構成要素を削除しても良い。更に、異なる実施の形態に亘る構成要素を適宜組み合わせても良い。   Note that the present invention is not limited to the above-described embodiment as it is, and can be embodied by modifying the constituent elements without departing from the scope of the invention in the implementation stage. Various inventions can be formed by appropriately combining a plurality of constituent elements disclosed in the above-described embodiments. For example, you may delete some components from all the components shown by embodiment mentioned above. Furthermore, you may combine the component covering different embodiment suitably.

本発明の一実施の形態であるICモジュールを示す平面図。The top view which shows the IC module which is one embodiment of this invention. 図1のICモジュールのLSIを透過して示す図。FIG. 2 is a view showing the LSI of the IC module of FIG. 図2中のA−AA線に沿って示す断面図。Sectional drawing shown along the AAA line in FIG. 図1のLSIとコンタクト端子との接続状態を示す図。The figure which shows the connection state of LSI and the contact terminal of FIG. 図1のICモジュールの製造時において第1のLSI上に第2のLSIを重ね合わせようとする状態を示す図。The figure which shows the state which tries to superimpose 2nd LSI on 1st LSI at the time of manufacture of IC module of FIG. 図5の第2のLSIが第1のLSI上に重ね合わされた状態を示す図。FIG. 6 is a diagram showing a state in which the second LSI of FIG. 5 is overlaid on the first LSI. 図6の第1及び第2のLSIを上下反転させた状態を示す図。FIG. 7 is a diagram showing a state where the first and second LSIs of FIG. 6 are turned upside down. 図1のICモジュールの製造時において基板をそのデバイスホールを上向きにしてセットした状態を示す図。The figure which shows the state which set the board | substrate with the device hole facing upward at the time of manufacture of the IC module of FIG. 図8の基板に第1及び第2のLSIを実装する状態を示す図。The figure which shows the state which mounts the 1st and 2nd LSI on the board | substrate of FIG. 図9の第1及び第2のLSIが基板に実装された状態を示す図。FIG. 10 is a diagram showing a state in which the first and second LSIs of FIG. 9 are mounted on a substrate. 図10のICモジュールが埋設されたICカードを示す図。The figure which shows the IC card with which the IC module of FIG. 10 was embed | buried. 本発明の第2の実施の形態であるICモジュールの製造時において基板に第1及び第2のLSIを実装する状態を示す図。The figure which shows the state which mounts the 1st and 2nd LSI on a board | substrate at the time of manufacture of the IC module which is the 2nd Embodiment of this invention. 図12の第1及び第2のLSIが基板に実装された状態を示す図。FIG. 13 is a diagram showing a state where the first and second LSIs of FIG. 12 are mounted on a substrate.

1…ICモジュール、C1〜C8…コンタクト端子部、7…デバイスホール(凹部)、2…基板、3…第1のLSI、4…第2のLSI、10…パターン、11…スルーホール
、12…バンプ、21…貫通穴、22…導電接着剤、19…カード基材、K…ICカード。
DESCRIPTION OF SYMBOLS 1 ... IC module, C1-C8 ... Contact terminal part, 7 ... Device hole (recessed part), 2 ... Board | substrate, 3 ... 1st LSI, 4 ... 2nd LSI, 10 ... Pattern, 11 ... Through-hole, 12 ... Bump, 21 ... through hole, 22 ... conductive adhesive, 19 ... card substrate, K ... IC card.

Claims (5)

一面側に外部とのデータ通信に使用する複数のコンタクト端子部を有し、他面側に凹部を有した基板と、
互いに重ね合わされた状態で、少なくとも重ね方向一端側の一個が前記凹部内に収納されて実装され、前記コンタクト端子部に電気的に接続される複数のLSIと
を具備したことを特徴とするICモジュール。
A substrate having a plurality of contact terminal portions used for data communication with the outside on one side and a recess on the other side;
An IC module comprising: a plurality of LSIs, wherein at least one of one end side in the overlapping direction is housed and mounted in the recess and electrically connected to the contact terminal portion in a state where they are overlapped with each other .
前記複数のLSIは、外形寸法を大とする第1のLSIと、外形寸法を小とする第2のLSIで、これら第1及び第2のLSIを互いのバンプを介して電気的に接続して前記第2のLSIを前記基板の凹部内に収納することを特徴とする請求項1記載のICモジュール。   The plurality of LSIs are a first LSI having a large external dimension and a second LSI having a small external dimension, and these first and second LSIs are electrically connected to each other via bumps. The IC module according to claim 1, wherein the second LSI is housed in a recess of the substrate. 前記基板の他面側にパターンを形成し、
前記パターンを前記基板に穿設されたスルーホールを介して前記コンタクト端子部に電気的に接続し、
前記第1のLSIのバンプを前記パターンに接続したことを特徴とする請求項2記載のICモジュール。
Forming a pattern on the other side of the substrate;
The pattern is electrically connected to the contact terminal portion through a through hole formed in the substrate,
3. The IC module according to claim 2, wherein the bumps of the first LSI are connected to the pattern.
前記基板に前記コンタクト端子部を露出させる貫通穴を設け、
この貫通穴に導電接着剤を充填し、
前記第1のLSIのバンプを前記導電接着剤を介して前記コンタクト端子部に電気的に接続したことを特徴とする請求項2記載のICモジュール。
Providing a through hole in the substrate to expose the contact terminal portion;
Fill this through hole with conductive adhesive,
3. The IC module according to claim 2, wherein the bumps of the first LSI are electrically connected to the contact terminal portions via the conductive adhesive.
一面側に外部とのデータ通信に使用する複数のコンタクト端子部を有し、他面側に凹部を有した基板と、互いに重ね合わされた状態で、少なくとも重ね方向一端側の一個が前記凹部内に収納されて実装され、前記コンタクト端子部に電気的に接続される複数のLSIとを有して構成されるICモジュールと、
このICモジュールを所定部位に埋設するカード基材と
を具備することを特徴とするICカード。
A plurality of contact terminal portions used for data communication with the outside on one surface side, a substrate having a recess on the other surface side, and at least one end side in the overlapping direction in the recess are in the recess. An IC module comprising a plurality of LSIs housed and mounted and electrically connected to the contact terminal portion;
An IC card comprising: a card base material in which the IC module is embedded in a predetermined portion.
JP2009010047A 2009-01-20 2009-01-20 Ic module and ic card equipped with the ic module Withdrawn JP2010170203A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2009010047A JP2010170203A (en) 2009-01-20 2009-01-20 Ic module and ic card equipped with the ic module

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2009010047A JP2010170203A (en) 2009-01-20 2009-01-20 Ic module and ic card equipped with the ic module

Publications (1)

Publication Number Publication Date
JP2010170203A true JP2010170203A (en) 2010-08-05

Family

ID=42702319

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2009010047A Withdrawn JP2010170203A (en) 2009-01-20 2009-01-20 Ic module and ic card equipped with the ic module

Country Status (1)

Country Link
JP (1) JP2010170203A (en)

Similar Documents

Publication Publication Date Title
JP5601751B2 (en) Semiconductor device
JP5164599B2 (en) Semiconductor package, semiconductor package manufacturing method, electronic system manufacturing method, and electronic system
JP5934154B2 (en) Substrate structure on which electronic components are mounted and method for manufacturing the same
JP5009576B2 (en) Manufacturing method of semiconductor device
US20110073357A1 (en) Electronic device and method of manufacturing an electronic device
JP4945682B2 (en) Semiconductor memory device and manufacturing method thereof
WO2001026910A1 (en) Non-contact data carrier and ic chip
JP2011128719A (en) External storage device and method of manufacturing the same
US20110189824A1 (en) Method for manufacturing an electronic device
US8510938B2 (en) Method for assembling camera module
US9699908B2 (en) Component-embedded board and communication terminal device
JP2008103725A (en) Flexible film, semiconductor package using the flexible film and method for manufacturing the semiconductor package
JP2016039190A (en) Semiconductor device
JP2004319678A (en) Fingerprint sensor apparatus and its manufacturing method
JP4635836B2 (en) Sheet electronic circuit module
KR100610144B1 (en) manufacturing method of chip-on-board package having flip chip assembly structure
TWI269365B (en) Substrate process and structure for embedded component
JP4577686B2 (en) Semiconductor device and manufacturing method thereof
JP2010170203A (en) Ic module and ic card equipped with the ic module
JP4692720B2 (en) Wiring substrate, semiconductor device and manufacturing method thereof
JP2007213463A (en) Noncontact data carrier and wiring board for noncontact data carrier
JP4692719B2 (en) Wiring substrate, semiconductor device and manufacturing method thereof
JP6003532B2 (en) Component built-in substrate and manufacturing method thereof
JP2006019606A (en) Manufacturing method of electronic component, and electronic component and ic card
JP4844735B2 (en) Manufacturing method of semiconductor device

Legal Events

Date Code Title Description
A300 Withdrawal of application because of no request for examination

Free format text: JAPANESE INTERMEDIATE CODE: A300

Effective date: 20120403