JP2009512090A5 - - Google Patents

Download PDF

Info

Publication number
JP2009512090A5
JP2009512090A5 JP2008536674A JP2008536674A JP2009512090A5 JP 2009512090 A5 JP2009512090 A5 JP 2009512090A5 JP 2008536674 A JP2008536674 A JP 2008536674A JP 2008536674 A JP2008536674 A JP 2008536674A JP 2009512090 A5 JP2009512090 A5 JP 2009512090A5
Authority
JP
Japan
Prior art keywords
operand
decoder
rotator
receiving
control signals
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2008536674A
Other languages
English (en)
Japanese (ja)
Other versions
JP2009512090A (ja
Filing date
Publication date
Priority claimed from US11/252,061 external-priority patent/US20070088772A1/en
Application filed filed Critical
Publication of JP2009512090A publication Critical patent/JP2009512090A/ja
Publication of JP2009512090A5 publication Critical patent/JP2009512090A5/ja
Pending legal-status Critical Current

Links

JP2008536674A 2005-10-17 2006-10-04 埋め込み型マスキングを備える高速ローテータ及びその方法 Pending JP2009512090A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/252,061 US20070088772A1 (en) 2005-10-17 2005-10-17 Fast rotator with embedded masking and method therefor
PCT/US2006/039180 WO2007047167A2 (en) 2005-10-17 2006-10-04 Fast rotator with embedded masking and method therefor

Publications (2)

Publication Number Publication Date
JP2009512090A JP2009512090A (ja) 2009-03-19
JP2009512090A5 true JP2009512090A5 (https=) 2009-11-19

Family

ID=37949361

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2008536674A Pending JP2009512090A (ja) 2005-10-17 2006-10-04 埋め込み型マスキングを備える高速ローテータ及びその方法

Country Status (4)

Country Link
US (1) US20070088772A1 (https=)
JP (1) JP2009512090A (https=)
KR (1) KR20080049825A (https=)
WO (1) WO2007047167A2 (https=)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1720171B1 (fr) * 2005-05-04 2009-01-28 St Microelectronics S.A. Dispositif de décalage en anneau
FR2914447B1 (fr) * 2007-03-28 2009-06-26 St Microelectronics Sa Dispositif electronique de decalage de donnees en particulier pour du codage/decodage avec un code ldpc
US8041755B2 (en) * 2007-06-08 2011-10-18 Apple Inc. Fast static rotator/shifter with non two's complemented decode and fast mask generation
JP5206603B2 (ja) * 2009-07-01 2013-06-12 富士通株式会社 シフト演算器
US8356145B2 (en) * 2010-01-15 2013-01-15 Qualcomm Incorporated Multi-stage multiplexing operation including combined selection and data alignment or data replication
US8768989B2 (en) * 2011-03-18 2014-07-01 Apple Inc. Funnel shifter implementation
US8972469B2 (en) 2011-06-30 2015-03-03 Apple Inc. Multi-mode combined rotator
US20130151820A1 (en) * 2011-12-09 2013-06-13 Advanced Micro Devices, Inc. Method and apparatus for rotating and shifting data during an execution pipeline cycle of a processor
US10289382B2 (en) 2012-12-20 2019-05-14 Wave Computing, Inc. Selectively combinable directional shifters
US9933996B2 (en) * 2012-12-20 2018-04-03 Wave Computing, Inc. Selectively combinable shifters
US9490971B2 (en) * 2012-12-28 2016-11-08 Intel Corporation Instruction for fast ZUC algorithm processing
US9419792B2 (en) * 2012-12-28 2016-08-16 Intel Corporation Instruction for accelerating SNOW 3G wireless security algorithm
US9904511B2 (en) * 2014-11-14 2018-02-27 Cavium, Inc. High performance shifter circuit
US9904545B2 (en) * 2015-07-06 2018-02-27 Samsung Electronics Co., Ltd. Bit-masked variable-precision barrel shifter
GB2637295B (en) * 2024-01-10 2026-03-18 Imagination Tech Ltd Vector bitwise rotations

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4139899A (en) * 1976-10-18 1979-02-13 Burroughs Corporation Shift network having a mask generator and a rotator
US4396994A (en) * 1980-12-31 1983-08-02 Bell Telephone Laboratories, Incorporated Data shifting and rotating apparatus
US4653019A (en) * 1984-04-19 1987-03-24 Concurrent Computer Corporation High speed barrel shifter
JPH02197919A (ja) * 1989-01-27 1990-08-06 Matsushita Electric Ind Co Ltd 異種サイズ対応ローテータとシフタ
US6116768A (en) * 1993-11-30 2000-09-12 Texas Instruments Incorporated Three input arithmetic logic unit with barrel rotator
US5961635A (en) * 1993-11-30 1999-10-05 Texas Instruments Incorporated Three input arithmetic logic unit with barrel rotator and mask generator
US5652718A (en) * 1995-05-26 1997-07-29 National Semiconductor Corporation Barrel shifter
US5729482A (en) * 1995-10-31 1998-03-17 Lsi Logic Corporation Microprocessor shifter using rotation and masking operations
US5844825A (en) * 1996-09-03 1998-12-01 Wang; Song-Tine Bidirectional shifter circuit
US5822231A (en) * 1996-10-31 1998-10-13 Samsung Electronics Co., Ltd. Ternary based shifter that supports multiple data types for shift functions
US6260055B1 (en) * 1997-10-15 2001-07-10 Kabushiki Kaisha Toshiba Data split parallel shifter and parallel adder/subtractor
US6098087A (en) * 1998-04-23 2000-08-01 Infineon Technologies North America Corp. Method and apparatus for performing shift operations on packed data
US6393446B1 (en) * 1999-06-30 2002-05-21 International Business Machines Corporation 32-bit and 64-bit dual mode rotator

Similar Documents

Publication Publication Date Title
JP2009512090A5 (https=)
WO2007095397A3 (en) Programmable processing unit
WO2010051621A8 (en) Bridge device having a virtual page buffer
TWI257099B (en) Integrated circuit device for providing selectively variable write latency and method thereof
WO2007106588A3 (en) Method and apparatus to provide outbreak notification based on historical location data
WO2011002773A3 (en) Unpacking packed data in multiple lanes
WO2007047167A3 (en) Fast rotator with embedded masking and method therefor
WO2005006196A3 (en) Data integrety of a non valatile cache upon os cache driver operation
WO2010076598A8 (en) Execute-in-place mode configuration for serial non-volatile memory
JP2008544337A5 (https=)
JP2008527423A5 (https=)
JP2008071477A5 (https=)
WO2006084289A3 (en) Fractional-word writable architected register for direct accumulation of misaligned data
GB2460365B (en) Memory device with error correction capability and efficient partial word write operation
WO2004072848A8 (en) Method and apparatus for hazard detection and management in a pipelined digital processor
JP2009151791A5 (https=)
JP2009503749A5 (https=)
WO2008024274A3 (en) Dual mode aes implementation to support single and multiple aes operations
TW200629289A (en) Local sense amplifier in memory device
JP2004021867A5 (https=)
DE602006013079D1 (de) Arithmetische Operationsvorrichtung, Informationsverarbeitungsvorrichtung und Registerspeichersteuerverfahren
WO2007021888A3 (en) Method and system for providing an energy efficient register file
WO2006064462A3 (en) Programmable signal processing circuit and method of interleaving
US10498843B2 (en) Tool for providing actionable functionality on a website
WO2006102638A3 (en) Processor and method of indirect register read and write operations