JP2006517322A5 - - Google Patents

Download PDF

Info

Publication number
JP2006517322A5
JP2006517322A5 JP2006503481A JP2006503481A JP2006517322A5 JP 2006517322 A5 JP2006517322 A5 JP 2006517322A5 JP 2006503481 A JP2006503481 A JP 2006503481A JP 2006503481 A JP2006503481 A JP 2006503481A JP 2006517322 A5 JP2006517322 A5 JP 2006517322A5
Authority
JP
Japan
Prior art keywords
instruction
write
tracking data
shift register
latency
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2006503481A
Other languages
English (en)
Japanese (ja)
Other versions
JP2006517322A (ja
Filing date
Publication date
Priority claimed from US10/361,288 external-priority patent/US20040158694A1/en
Application filed filed Critical
Publication of JP2006517322A publication Critical patent/JP2006517322A/ja
Publication of JP2006517322A5 publication Critical patent/JP2006517322A5/ja
Pending legal-status Critical Current

Links

JP2006503481A 2003-02-10 2004-02-10 パイプライン化ディジタルプロセッサにおけるハザード検出および管理のための方法および装置 Pending JP2006517322A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/361,288 US20040158694A1 (en) 2003-02-10 2003-02-10 Method and apparatus for hazard detection and management in a pipelined digital processor
PCT/US2004/003963 WO2004072848A2 (en) 2003-02-10 2004-02-10 Method and apparatus for hazard detection and management in a pipelined digital processor

Publications (2)

Publication Number Publication Date
JP2006517322A JP2006517322A (ja) 2006-07-20
JP2006517322A5 true JP2006517322A5 (https=) 2006-08-31

Family

ID=32824198

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2006503481A Pending JP2006517322A (ja) 2003-02-10 2004-02-10 パイプライン化ディジタルプロセッサにおけるハザード検出および管理のための方法および装置

Country Status (4)

Country Link
US (1) US20040158694A1 (https=)
EP (1) EP1609058A2 (https=)
JP (1) JP2006517322A (https=)
WO (1) WO2004072848A2 (https=)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7237065B2 (en) * 2005-05-24 2007-06-26 Texas Instruments Incorporated Configurable cache system depending on instruction type
WO2007068148A1 (en) * 2005-12-17 2007-06-21 Intel Corporation Method and apparatus for partitioning programs to balance memory latency
US20080005366A1 (en) * 2006-04-04 2008-01-03 Sreenidhi Raatni Apparatus and methods for handling requests over an interface
US20090260013A1 (en) * 2008-04-14 2009-10-15 International Business Machines Corporation Computer Processors With Plural, Pipelined Hardware Threads Of Execution
JP5436033B2 (ja) * 2009-05-08 2014-03-05 パナソニック株式会社 プロセッサ
US9405548B2 (en) 2011-12-07 2016-08-02 International Business Machines Corporation Prioritizing instructions based on the number of delay cycles
US9323285B2 (en) 2013-08-13 2016-04-26 Altera Corporation Metastability prediction and avoidance in memory arbitration circuitry
US20150370564A1 (en) * 2014-06-24 2015-12-24 Eli Kupermann Apparatus and method for adding a programmable short delay
US11275590B2 (en) * 2015-08-26 2022-03-15 Huawei Technologies Co., Ltd. Device and processing architecture for resolving execution pipeline dependencies without requiring no operation instructions in the instruction memory
US11221853B2 (en) 2015-08-26 2022-01-11 Huawei Technologies Co., Ltd. Method of dispatching instruction data when a number of available resource credits meets a resource requirement
US10853077B2 (en) 2015-08-26 2020-12-01 Huawei Technologies Co., Ltd. Handling Instruction Data and Shared resources in a Processor Having an Architecture Including a Pre-Execution Pipeline and a Resource and a Resource Tracker Circuit Based on Credit Availability
US10339063B2 (en) * 2016-07-19 2019-07-02 Advanced Micro Devices, Inc. Scheduling independent and dependent operations for processing
KR20190052441A (ko) * 2017-11-08 2019-05-16 에스케이하이닉스 주식회사 메모리 컨트롤러 및 그 동작 방법
CN110825440B (zh) * 2018-08-10 2023-04-14 昆仑芯(北京)科技有限公司 指令执行方法和装置

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6035389A (en) * 1998-08-11 2000-03-07 Intel Corporation Scheduling instructions with different latencies
EP1004959B1 (en) * 1998-10-06 2018-08-08 Texas Instruments Incorporated Processor with pipeline protection
US6304955B1 (en) * 1998-12-30 2001-10-16 Intel Corporation Method and apparatus for performing latency based hazard detection
US6591360B1 (en) * 2000-01-18 2003-07-08 Hewlett-Packard Development Company Local stall/hazard detect in superscalar, pipelined microprocessor
US6708267B1 (en) * 2000-02-04 2004-03-16 International Business Machines Corporation System and method in a pipelined processor for generating a single cycle pipeline stall

Similar Documents

Publication Publication Date Title
JP2006517322A5 (https=)
CN105283858B (zh) 可执行近似计算指令的处理器
US8725485B2 (en) Simulation method and simulation apparatus
JP2006502504A5 (https=)
TW200912741A (en) Electronic system, microcontrollers with instruction sets and method for executing instruction thererof
US20080148022A1 (en) Marking registers as available for register renaming
JPH07502842A (ja) パイプラインシステムを用いたマイクロプロセッサ命令のクロス連結メカニズム
JP2013242879A (ja) マイクロプロセッサ内の複数のレジスタ部を組み合わせる方法およびシステム
ITVI20100208A1 (it) Metodo¿e sistema di simulazione atti alla simulazione di una piattaforma hardware a componenti multipli
CN105793825A (zh) 可从过多的近似计算误差中恢复的处理器
WO2017185385A1 (zh) 一种用于执行向量合并运算的装置和方法
US11663011B2 (en) System and method of VLIW instruction processing using reduced-width VLIW processor
WO2004072848A8 (en) Method and apparatus for hazard detection and management in a pipelined digital processor
JP2024016013A5 (https=)
CN106227769B (zh) 数据存储方法及装置
CN107870780A (zh) 数据处理装置和方法
JP5107892B2 (ja) 間接レジスタ読み取り及び書込み動作
CN114616545A (zh) 用于线程存储的阴影锁存器配置的寄存器文件中的阴影锁存器
CN1100291C (zh) 数据处理装置
TWI835178B (zh) 連續記憶體存取加速電路、位址移位電路與位址產生方法
JP5327432B2 (ja) 信号処理プロセッサ及び半導体装置
CN117453289A (zh) 一种无流水线空泡的微处理器、集成电路以及电子设备
JP2023110039A5 (https=)
CN101236548A (zh) 数字信号处理器
JP2005165825A (ja) トレース情報記録装置