JP2009237998A - Power consumption control device and method - Google Patents

Power consumption control device and method Download PDF

Info

Publication number
JP2009237998A
JP2009237998A JP2008084427A JP2008084427A JP2009237998A JP 2009237998 A JP2009237998 A JP 2009237998A JP 2008084427 A JP2008084427 A JP 2008084427A JP 2008084427 A JP2008084427 A JP 2008084427A JP 2009237998 A JP2009237998 A JP 2009237998A
Authority
JP
Japan
Prior art keywords
frequency
clock
power supply
power consumption
power
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2008084427A
Other languages
Japanese (ja)
Other versions
JP4926105B2 (en
Inventor
Fumihiko Ishiyama
文彦 石山
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Telegraph and Telephone Corp
Original Assignee
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Telegraph and Telephone Corp filed Critical Nippon Telegraph and Telephone Corp
Priority to JP2008084427A priority Critical patent/JP4926105B2/en
Publication of JP2009237998A publication Critical patent/JP2009237998A/en
Application granted granted Critical
Publication of JP4926105B2 publication Critical patent/JP4926105B2/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Power Sources (AREA)

Abstract

<P>PROBLEM TO BE SOLVED: To provide a power consumption control device and method for controlling a clock frequency of an electric apparatus having a CPU variable in clock frequency according to AC power supply frequency reduction in response to tightness for power demand and thereby reducing power demand to reduce total power demand. <P>SOLUTION: The power consumption control device includes an AC power supply 10, an electric apparatus 11, an AC frequency measurement section 12 of the electric apparatus 11, a clock frequency control section 13 of the electric apparatus 11, a clock section 14 of the electric apparatus 11, and a CPU section 15 of the electric apparatus 11. An AC power supply frequency input from the AC power supply 10 is measured in the AC frequency measurement section 12, and the measured value is passed over to the clock frequency control section 13. In the clock frequency control section 13, a clock frequency of the clock section 14 is reduced, for example, when the AC power supply frequency comes to be 49.8 Hz or less, and, thereafter, the clock frequency is returned to the previous level when the AC power supply frequency exceeds 49.9 Hz. <P>COPYRIGHT: (C)2010,JPO&INPIT

Description

本発明は、クロック周波数が可変のＣＰＵを有する電気機器の消費電力技術であって、特には消費電力制御装置および方法に関する。   The present invention relates to a power consumption technique of an electric device having a CPU with a variable clock frequency, and more particularly to a power consumption control apparatus and method.

従来において、クロック周波数可変なＣＰＵを有する電気機器のクロック周波数制御は、アイドリング状態における無駄な電力消費を抑制することに主眼を置いており、電力会社からの電力供給に応じた電力制御は想定していない。   Conventionally, the clock frequency control of an electric device having a CPU with a variable clock frequency has been focused on suppressing wasteful power consumption in an idling state, and power control according to power supply from an electric power company is assumed. Not.

従来の、電力会社からの電力供給状況に応じた電力制御は、電力会社が、大規模需要者との需給契約に従い、電力会社の電力需要逼迫時に、前記大規模需要者担当者との電話連絡等により、大電力を必要とする装置類の稼動停止又は間引き運転等により、需要量を削減する等の方法によって行われている（特許文献１、非特許文献１参照）。
クロック周波数制御について：特開２００３−１４０７６８号公報「周波数制御回路」 電力制御について（東京電力約款）http://www.tepco.co.jp/e-rates/custom/shiryou/yakkan/pdf/jukyuk05-j.pdf(http://www.tepco.co.jp/e-rates/custom/shiryou/yakkan/pdf/jukyuk-j.htmlのＶ．使用および供給の４０（イ）) The conventional power control according to the power supply status from the power company is based on the supply and demand contract with the large-scale customer, and when the power demand of the power company is tight, the telephone contact with the person in charge of the large-scale customer For example, the amount of demand is reduced by operation stop or thinning operation of devices that require large power (see Patent Document 1 and Non-Patent Document 1).
Regarding clock frequency control: Japanese Patent Laid-Open No. 2003-140768, “Frequency Control Circuit” About electric power control (Tokyo Electric Power Covenant) http://www.tepco.co.jp/e-rates/custom/shiryou/yakkan/pdf/jukyuk05-j.pdf(http://www.tepco.co.jp/ e-rates / custom / shiryou / yakkan / pdf / jukyuk-j.html V. Use and supply 40 (I))

しかしながら、これら事業者との需給契約によるピーク電力制御は従前から組織的に行われているのに対し、オフィスや家庭における、電力供給状態に応じたピーク電力制御はなされていない。これらオフィスや家庭には、ここ十数年来、パソコン等をはじめとする、クロック周波数可変なＣＰＵを有する電気機器が激増し、それらによる電力需要は無視できないレベルにある。そこで、それら機器による電力需要を効果的に抑制する必要があったが、その実現方法は知られていなかった。   However, while peak power control based on supply and demand contracts with these businesses has been systematically performed, peak power control according to the power supply state in offices and homes has not been performed. In these offices and homes, the number of electric devices having CPUs with variable clock frequencies, such as personal computers, has increased dramatically over the past ten years, and the power demand due to them has not been negligible. Therefore, it was necessary to effectively suppress the power demand by these devices, but the realization method was not known.

本発明は上記を鑑みてなされたものであり、その目的は、電力需要の逼迫に応じたＡＣ電源周波数の減少量に応じて、クロック周波数可変なＣＰＵを有する電気機器のクロック周波数を制御することができ、もって電力需要を減少させて電力需要の総量を減少させることができる消費電力制御装置および方法を提供することにある。   The present invention has been made in view of the above, and an object of the present invention is to control the clock frequency of an electric device having a CPU whose clock frequency is variable in accordance with the amount of decrease in the AC power frequency according to the tightness of power demand. Accordingly, it is an object of the present invention to provide a power consumption control apparatus and method that can reduce the total amount of power demand by reducing the power demand.

上記の目的を達成するために、請求項１に記載の本発明は、規定の電源周波数によるＡＣ電源によって動作する電気機器の消費電力を制御するための消費電力制御装置において、前記ＡＣ電源の前記電源周波数を測定するためのＡＣ周波数測定部と、前記電気機器において動作しクロックの周波数の減少に対応し得るＣＰＵ部と、前記ＣＰＵの動作に必要な前記クロックの周波数を所定値から減少可能に出力するためのクロック部と、前記ＡＣ周波数測定部が測定した前記電源周波数の減少に応じて前記クロック部から出力される前記クロックの周波数を減少させて前記ＣＰＵ部へ供給する制御を行うためのクロック周波数制御部と、を備える。   In order to achieve the above object, the present invention according to claim 1 is a power consumption control device for controlling power consumption of an electric device that operates with an AC power supply having a specified power supply frequency. An AC frequency measurement unit for measuring a power supply frequency, a CPU unit that operates in the electric device and can cope with a decrease in the clock frequency, and the clock frequency necessary for the operation of the CPU can be decreased from a predetermined value. A clock unit for outputting, and a control for reducing the frequency of the clock output from the clock unit according to a decrease in the power supply frequency measured by the AC frequency measuring unit and supplying the clock unit to the CPU unit A clock frequency control unit.

また、請求項２に記載の本発明は、請求項１において、前記クロック周波数制御部は、前記電源周波数が予め設定した第１の所定値以下の周波数に減少した場合に前記クロックの周波数を減少させる。   Also, in the present invention of claim 2, the clock frequency control unit according to claim 1, wherein the clock frequency control unit decreases the frequency of the clock when the power supply frequency is decreased to a frequency equal to or lower than a first predetermined value set in advance. Let

また、請求項３に記載の本発明は、請求項２において、前記クロック周波数制御部は、前記電源周波数が予め設定した第２の所定値以上の周波数に上昇した場合に前記クロックの周波数を前記所定値に戻す。   Also, in the present invention described in claim 3, the clock frequency control unit according to claim 2, wherein the clock frequency control unit sets the frequency of the clock when the power supply frequency rises to a frequency equal to or higher than a second predetermined value set in advance. Return to the predetermined value.

また、請求項４に記載の本発明は、請求項１において、前記クロック周波数制御部は、前記電源周波数の減少値と、それに対応して前記所定の周波数以下に減少して設定された前記クロックの周波数と、の対応関係をマッピングした対応表を備え、前記電源周波数の減少に応じて前記対応表にしたがって前記クロックの周波数を選択する。   According to a fourth aspect of the present invention, in the first aspect, the clock frequency control unit is configured such that the clock frequency control unit is configured to decrease the power supply frequency and correspondingly decrease the predetermined frequency or less. And a correspondence table in which the correspondence relationship is mapped, and the frequency of the clock is selected according to the correspondence table in accordance with a decrease in the power supply frequency.

また、請求項５に記載の本発明は、請求項１において、前記クロック周波数制御部は、予め設定された演算式を備え、前記電源周波数の減少率に所定の定数を乗じてクロック周波数減少率を求める。   According to a fifth aspect of the present invention, in the first aspect, the clock frequency control unit includes a preset arithmetic expression, and the clock frequency reduction rate is obtained by multiplying the power supply frequency reduction rate by a predetermined constant. Ask for.

また、請求項６に記載の本発明は、規定の電源周波数によるＡＣ電源によって動作する電気機器の消費電力を制御するための消費電力制御方法において、ＡＣ周波数測定部において前記ＡＣ電源の前記電源周波数を測定するステップと、前記電気機器において動作するＣＰＵ部おいてクロックの周波数の減少に対応するステップと、クロック部において前記ＣＰＵの動作に必要な前記クロックの周波数を所定値から減少可能に出力するステップと、クロック周波数制御部において前記ＡＣ周波数測定部が測定した前記電源周波数の減少に応じて前記クロック部から出力される前記クロックの周波数を減少させて前記ＣＰＵ部へ供給する制御を行うステップと、を有する。   According to a sixth aspect of the present invention, there is provided a power consumption control method for controlling power consumption of an electrical device that is operated by an AC power source with a specified power source frequency, wherein the power frequency of the AC power source is measured by an AC frequency measurement unit A step corresponding to a decrease in the clock frequency in the CPU section operating in the electric device, and a clock section that outputs the clock frequency necessary for the operation of the CPU to be decreased from a predetermined value. And a step of performing control to reduce the frequency of the clock output from the clock unit according to a decrease in the power supply frequency measured by the AC frequency measurement unit in the clock frequency control unit and to supply to the CPU unit. Have.

また、請求項７に記載の本発明は、請求項６において、前記クロック周波数制御部は、前記電源周波数が予め設定した第１の所定値以下の周波数に減少した場合に前記クロックの周波数を減少させるステップを有する。   Also, in the present invention described in claim 7, the clock frequency control unit according to claim 6, wherein the clock frequency control unit decreases the frequency of the clock when the power supply frequency is decreased to a frequency equal to or lower than a first predetermined value set in advance. A step of causing

また、請求項８に記載の本発明は、請求項７において、前記クロック周波数制御部は、前記電源周波数が予め設定した第２の所定値以上の周波数に上昇した場合に前記クロックの周波数を前記所定値に戻すステップを有する。   Further, in the present invention according to claim 8, the clock frequency control unit according to claim 7, wherein the clock frequency control unit sets the frequency of the clock when the power supply frequency rises to a frequency equal to or higher than a second predetermined value set in advance. Returning to a predetermined value.

また、請求項９に記載の本発明は、請求項６において、前記クロック周波数制御部は、前記電源周波数の減少値と、それに対応して前記所定の周波数以下に減少して設定された前記クロックの周波数と、の対応関係をマッピングした対応表を備え、前記電源周波数の減少に応じて前記対応表にしたがって前記クロックの周波数を選択するステップを有する。   Further, in the present invention according to claim 9, the clock frequency control unit according to claim 6, wherein the clock frequency control unit is configured to decrease the power supply frequency and correspondingly reduce the clock to be equal to or less than the predetermined frequency. A correspondence table in which a correspondence relationship is mapped to each frequency, and selecting a frequency of the clock according to the correspondence table according to a decrease in the power supply frequency.

また、請求項１０に記載の本発明は、請求項６において、前記クロック周波数制御部は、予め設定された演算式を備え、前記電源周波数の減少率に所定の定数を乗じてクロック周波数減少率を求めるステップを有する。   According to a tenth aspect of the present invention, in the sixth aspect, the clock frequency control unit includes a predetermined arithmetic expression, and the clock frequency reduction rate is obtained by multiplying the power supply frequency reduction rate by a predetermined constant. A step for obtaining.

本発明によれば、電力需要の逼迫に応じたＡＣ電源周波数の減少量に応じて、クロック周波数可変なＣＰＵを有する電気機器のクロック周波数を制御することができ、もって電力需要を減少させて電力需要の総量を減少させることができる消費電力制御装置および方法を提供することができる。   According to the present invention, it is possible to control the clock frequency of an electric device having a CPU with a variable clock frequency in accordance with the amount of decrease in the AC power supply frequency according to the tightness of power demand, thereby reducing power demand and reducing power consumption. It is possible to provide a power consumption control apparatus and method capable of reducing the total amount of demand.

＜第１の実施の形態＞
図１は、本発明の消費電力制御装置の第１の実施の形態を説明するための説明図であって、ＡＣ電源１０と、電気機器１１と、電気機器１１のＡＣ周波数測定部１２と、電気機器１１のクロック周波数制御部１３と、電気機器１１のクロック部１４と、電気機器１１のＣＰＵ部１５と、が示されている。 <First Embodiment>
FIG. 1 is an explanatory diagram for explaining a first embodiment of a power consumption control device of the present invention, in which an AC power source 10, an electric device 11, an AC frequency measuring unit 12 of the electric device 11, A clock frequency control unit 13 of the electric device 11, a clock unit 14 of the electric device 11, and a CPU unit 15 of the electric device 11 are shown.

この図１に示した構成において、ＡＣ周波数測定部１２でＡＣ電源１０から入力される電源周波数を測定し、クロック周波数制御部１３に測定値を引き渡す。ＡＣ電源１０の電源周波数は、一般的な商用電源の場合、東日本では５０Ｈｚ、西日本では６０Ｈｚであるので、この周波数を測定する。   In the configuration shown in FIG. 1, the AC frequency measurement unit 12 measures the power supply frequency input from the AC power supply 10 and passes the measurement value to the clock frequency control unit 13. In the case of a general commercial power supply, the power supply frequency of the AC power supply 10 is 50 Hz in eastern Japan, and 60 Hz in western Japan. Therefore, this frequency is measured.

クロック周波数制御部１３では、たとえばＡＣ電源１０の電源周波数が通常の５０Ｈｚから図１中に示すように、たとえば所定値の４９．８Ｈｚ以下になった場合に、クロック部１４のクロック周波数を落とす制御を行う。クロック部１４はＣＰＵ部１５へクロック信号を供給しており、ＣＰＵ部１５の動作速度はクロック信号の周波数によって決定される。   In the clock frequency control unit 13, for example, when the power supply frequency of the AC power supply 10 is reduced from a normal value of 50 Hz to, for example, a predetermined value of 49.8 Hz or less as shown in FIG. I do. The clock unit 14 supplies a clock signal to the CPU unit 15, and the operation speed of the CPU unit 15 is determined by the frequency of the clock signal.

ＣＰＵ部１５は規定の周波数のクロック信号で動作するように設計されているが、その周波数以外のたとえば低い周波数においても正常動作することができる。また、クロック周波数が高くなるとＣＰＵ部１５の動作速度は速くなるが、消費電力も大きくなり発熱も多くなる。逆に、クロック周波数が低くなるとＣＰＵ部１５の動作速度は遅くなるものの、消費電力は小さくなり発熱量も少なくなる。   The CPU unit 15 is designed to operate with a clock signal having a specified frequency, but can operate normally even at a low frequency other than that frequency, for example. Further, as the clock frequency increases, the operation speed of the CPU unit 15 increases, but the power consumption increases and the heat generation increases. Conversely, when the clock frequency is lowered, the operating speed of the CPU unit 15 is slowed down, but the power consumption is reduced and the amount of heat generated is also reduced.

また、電源周波数の減少に伴いクロック周波数も減少させた状態において、その後、ＡＣ電源１０の電源周波数が、たとえば所定値の４９．９Ｈｚを超えた場合にクロック周波数を減少前の規定値へ戻す。   Further, in a state where the clock frequency is also reduced with the reduction of the power supply frequency, when the power supply frequency of the AC power supply 10 exceeds a predetermined value of 49.9 Hz, for example, the clock frequency is returned to the specified value before the reduction.

このようにして、ＣＰＵ部１５へ供給するクロック周波数を電力事情の逼迫により電源周波数が減少した場合に連動して減少させる制御を行うことで、電気機器１１の消費電力を減少させるための制御を実現している。   In this way, the control for reducing the power consumption of the electrical device 11 is performed by performing the control to reduce the clock frequency supplied to the CPU unit 15 in conjunction with the reduction of the power supply frequency due to the tight power situation. Realized.

＜第２の実施の形態＞
図２は、本発明の消費電力制御装置の第２の実施の形態を説明するための図であって、ＡＣ電源２０と、電気機器２１と、電気機器２１のＡＣ周波数測定部２２と、電気機器２１のクロック周波数制御部２３と、電気機器２１のクロック部２４と、電気機器２１のＣＰＵ部２５と、クロック周波数制御部２３の対応表２６と、が示されている。 <Second Embodiment>
FIG. 2 is a diagram for explaining a second embodiment of the power consumption control device of the present invention, in which an AC power source 20, an electric device 21, an AC frequency measurement unit 22 of the electric device 21, A clock frequency control unit 23 of the device 21, a clock unit 24 of the electrical device 21, a CPU unit 25 of the electrical device 21, and a correspondence table 26 of the clock frequency control unit 23 are shown.

この図２に示した構成において、ＡＣ周波数測定部２２でＡＣ電源２０から入力される電源周波数を測定し、クロック周波数制御部２３に測定値を引き渡す。クロック周波数制御部２３では予め設定された対応表２６に従い、ＡＣ電源２０の電源周波数減少率に応じてクロック部２４のクロック周波数の減少率を選択することにより、ＣＰＵ部２５の消費電力を減少させ、電気機器２１の消費電力をも減少させるための制御を実行する。   In the configuration shown in FIG. 2, the AC frequency measurement unit 22 measures the power supply frequency input from the AC power supply 20 and passes the measurement value to the clock frequency control unit 23. The clock frequency control unit 23 reduces the power consumption of the CPU unit 25 by selecting the clock frequency reduction rate of the clock unit 24 according to the power supply frequency reduction rate of the AC power supply 20 according to the correspondence table 26 set in advance. Then, control for reducing the power consumption of the electric device 21 is also executed.

この対応表２６は図２に示すように、ＡＣ周波数減少率が０．１％未満の場合はクロック周波数は１００％（規定値）とし、ＡＣ周波数減少率が０．１〜０．２％の場合はクロック周波数は７５％としている。このようにＡＣ周波数減少率が大きくなるにつれてクロック周波数を減少させている。対応表２６の構成は、その一例を図２に示したが、これに限定されるものではなく、設計の意図に応じて様々に設定され得るものである。   As shown in FIG. 2, when the AC frequency reduction rate is less than 0.1%, the correspondence table 26 has a clock frequency of 100% (specified value) and an AC frequency reduction rate of 0.1 to 0.2%. In this case, the clock frequency is 75%. Thus, the clock frequency is reduced as the AC frequency reduction rate increases. An example of the configuration of the correspondence table 26 is shown in FIG. 2, but is not limited to this, and can be variously set according to the design intention.

なお、対応表２６に替えて、
クロック周波数減少率＝ＡＣ周波数減少率×定数
といった形の式で与えてもよい。 In addition, instead of the correspondence table 26,
You may give by the type | formula of the form of a clock frequency reduction rate = AC frequency reduction rate x constant.

以上説明した本発明の実施の形態によれば、電力需要の逼迫に応じたＡＣ電源周波数の減少量に応じて、クロック周波数可変なＣＰＵを有する電気機器のクロック周波数を制御することができ、もって電力需要を減少させて電力需要の総量を減少させることができる消費電力制御装置および方法を提供することができる。   According to the embodiment of the present invention described above, it is possible to control the clock frequency of an electric device having a CPU whose clock frequency is variable according to the amount of decrease in the AC power supply frequency according to the tight power demand. It is possible to provide a power consumption control apparatus and method capable of reducing the total power demand by reducing the power demand.

本発明の消費電力制御装置および方法の第１の実施の形態に係る、説明図を示す。1 is an explanatory diagram according to a first embodiment of a power consumption control apparatus and method of the present invention. FIG. 本発明の消費電力制御装置および方法の第２の実施の形態に係る、説明図を示す。An explanatory view concerning a 2nd embodiment of a power consumption control device and method of the present invention is shown.

符号の説明Explanation of symbols

１０、２０…ＡＣ電源
１１、２１…電気機器
１２、２２…ＡＣ周波数測定部
１３、２３…クロック周波数制御部
１４、２４…クロック部
１５、２５…ＣＰＵ部
２６…対応表 DESCRIPTION OF SYMBOLS 10, 20 ... AC power source 11, 21 ... Electric equipment 12, 22 ... AC frequency measurement part 13, 23 ... Clock frequency control part 14, 24 ... Clock part 15, 25 ... CPU part 26 ... Correspondence table

Claims (10)

規定の電源周波数によるＡＣ電源によって動作する電気機器の消費電力を制御するための消費電力制御装置において、
前記ＡＣ電源の前記電源周波数を測定するためのＡＣ周波数測定部と、
前記電気機器において動作しクロックの周波数の減少に対応し得るＣＰＵ部と、
前記ＣＰＵの動作に必要な前記クロックの周波数を所定値から減少可能に出力するためのクロック部と、
前記ＡＣ周波数測定部が測定した前記電源周波数の減少に応じて前記クロック部から出力される前記クロックの周波数を減少させて前記ＣＰＵ部へ供給する制御を行うためのクロック周波数制御部と、
を備えることを特徴とする消費電力制御装置。 In a power consumption control device for controlling the power consumption of an electrical device that operates with an AC power source at a specified power frequency,
An AC frequency measurement unit for measuring the power supply frequency of the AC power supply;
A CPU unit that operates in the electrical device and can cope with a decrease in the frequency of the clock;
A clock unit for outputting the frequency of the clock necessary for the operation of the CPU so as to be decrementable from a predetermined value;
A clock frequency control unit for performing control to reduce the frequency of the clock output from the clock unit in accordance with a decrease in the power supply frequency measured by the AC frequency measurement unit and to supply to the CPU unit;
A power consumption control device comprising: 前記クロック周波数制御部は、
前記電源周波数が予め設定した第１の所定値以下の周波数に減少した場合に前記クロックの周波数を減少させること
を特徴とする請求項１に記載の消費電力制御装置。 The clock frequency control unit
2. The power consumption control device according to claim 1, wherein the frequency of the clock is decreased when the power supply frequency is decreased to a frequency equal to or lower than a first predetermined value set in advance. 前記クロック周波数制御部は、
前記電源周波数が予め設定した第２の所定値以上の周波数に上昇した場合に前記クロックの周波数を前記所定値に戻すこと
を特徴とする請求項２に記載の消費電力制御装置。 The clock frequency control unit
3. The power consumption control device according to claim 2, wherein the frequency of the clock is returned to the predetermined value when the power supply frequency rises to a frequency equal to or higher than a second predetermined value set in advance. 前記クロック周波数制御部は、
前記電源周波数の減少値と、それに対応して前記所定の周波数以下に減少して設定された前記クロックの周波数と、の対応関係をマッピングした対応表を備え、
前記電源周波数の減少に応じて前記対応表にしたがって前記クロックの周波数を選択すること
を特徴とする請求項１に記載の消費電力制御装置。 The clock frequency control unit
A correspondence table that maps a correspondence relationship between a decrease value of the power supply frequency and the frequency of the clock that is set to be correspondingly lower than the predetermined frequency;
The power consumption control apparatus according to claim 1, wherein the clock frequency is selected according to the correspondence table in accordance with a decrease in the power supply frequency. 前記クロック周波数制御部は、
予め設定された演算式を備え、前記電源周波数の減少率に所定の定数を乗じてクロック周波数減少率を求めること
を特徴とする請求項１に記載の消費電力制御装置。 The clock frequency control unit
2. The power consumption control apparatus according to claim 1, further comprising an arithmetic expression set in advance, wherein the clock frequency reduction rate is obtained by multiplying the power supply frequency reduction rate by a predetermined constant. 規定の電源周波数によるＡＣ電源によって動作する電気機器の消費電力を制御するための消費電力制御方法において、
ＡＣ周波数測定部において前記ＡＣ電源の前記電源周波数を測定するステップと、
前記電気機器において動作するＣＰＵ部おいてクロックの周波数の減少に対応するステップと、
クロック部において前記ＣＰＵの動作に必要な前記クロックの周波数を所定値から減少可能に出力するステップと、
クロック周波数制御部において前記ＡＣ周波数測定部が測定した前記電源周波数の減少に応じて前記クロック部から出力される前記クロックの周波数を減少させて前記ＣＰＵ部へ供給する制御を行うステップと、
を有することを特徴とする消費電力制御方法。 In a power consumption control method for controlling the power consumption of an electrical device that operates with an AC power source at a specified power frequency,
Measuring the power supply frequency of the AC power supply in an AC frequency measurement unit;
A step corresponding to a decrease in the frequency of the clock in the CPU section operating in the electrical device;
Outputting the frequency of the clock necessary for the operation of the CPU in the clock unit so as to be reduced from a predetermined value;
Performing a control to reduce the frequency of the clock output from the clock unit in response to a decrease in the power supply frequency measured by the AC frequency measurement unit in the clock frequency control unit and to supply to the CPU unit;
A power consumption control method characterized by comprising: 前記クロック周波数制御部は、
前記電源周波数が予め設定した第１の所定値以下の周波数に減少した場合に前記クロックの周波数を減少させるステップを有すること
を特徴とする請求項６に記載の消費電力制御方法。 The clock frequency control unit
The power consumption control method according to claim 6, further comprising a step of decreasing the frequency of the clock when the power supply frequency is decreased to a frequency equal to or lower than a first predetermined value set in advance. 前記クロック周波数制御部は、
前記電源周波数が予め設定した第２の所定値以上の周波数に上昇した場合に前記クロックの周波数を前記所定値に戻すステップを有すること
を特徴とする請求項７に記載の消費電力制御方法。 The clock frequency control unit
8. The power consumption control method according to claim 7, further comprising a step of returning the frequency of the clock to the predetermined value when the power supply frequency rises to a frequency equal to or higher than a predetermined second predetermined value. 前記クロック周波数制御部は、
前記電源周波数の減少値と、それに対応して前記所定の周波数以下に減少して設定された前記クロックの周波数と、の対応関係をマッピングした対応表を備え、
前記電源周波数の減少に応じて前記対応表にしたがって前記クロックの周波数を選択するステップを有すること
を特徴とする請求項６に記載の消費電力制御方法。 The clock frequency control unit
A correspondence table that maps a correspondence relationship between a decrease value of the power supply frequency and the frequency of the clock that is set to be correspondingly lower than the predetermined frequency;
The power consumption control method according to claim 6, further comprising a step of selecting a frequency of the clock according to the correspondence table according to a decrease in the power supply frequency. 前記クロック周波数制御部は、
予め設定された演算式を備え、前記電源周波数の減少率に所定の定数を乗じてクロック周波数減少率を求めるステップを有すること
を特徴とする請求項６に記載の消費電力制御方法。 The clock frequency control unit
7. The power consumption control method according to claim 6, further comprising a step of obtaining a clock frequency reduction rate by multiplying a reduction rate of the power supply frequency by a predetermined constant, provided with a preset arithmetic expression.
JP2008084427A 2008-03-27 2008-03-27 Power consumption control apparatus and method Expired - Fee Related JP4926105B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2008084427A JP4926105B2 (en) 2008-03-27 2008-03-27 Power consumption control apparatus and method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2008084427A JP4926105B2 (en) 2008-03-27 2008-03-27 Power consumption control apparatus and method

Publications (2)

Publication Number Publication Date
JP2009237998A true JP2009237998A (en) 2009-10-15
JP4926105B2 JP4926105B2 (en) 2012-05-09

Family

ID=41251849

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2008084427A Expired - Fee Related JP4926105B2 (en) 2008-03-27 2008-03-27 Power consumption control apparatus and method

Country Status (1)

Country Link
JP (1) JP4926105B2 (en)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09101718A (en) * 1995-10-06 1997-04-15 Ricoh Co Ltd Device and method for controlling fixing heater current
JPH11258950A (en) * 1998-03-10 1999-09-24 Ricoh Co Ltd Image forming device
JP2004279278A (en) * 2003-03-17 2004-10-07 Sharp Corp Electric power source unit

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09101718A (en) * 1995-10-06 1997-04-15 Ricoh Co Ltd Device and method for controlling fixing heater current
JPH11258950A (en) * 1998-03-10 1999-09-24 Ricoh Co Ltd Image forming device
JP2004279278A (en) * 2003-03-17 2004-10-07 Sharp Corp Electric power source unit

Also Published As

Publication number Publication date
JP4926105B2 (en) 2012-05-09

Similar Documents

Publication Publication Date Title
JP4980911B2 (en) Power system
JP6001587B2 (en) Power converter
CN107833568B (en) Screen brightness adjusting method and device and display terminal
US8680821B2 (en) Load adaptive voltage regulator
CN104731293A (en) Power supply device and power supply method thereof
CN108512282B (en) Power supply circuit, terminal equipment and power supply control method thereof
JP2010154613A (en) Dc power supply device
JP4937401B1 (en) Electronic device and method for calculating input power value of power supply module in the same device
CN105098871B (en) The control method of mancarried device and its charging current
JP4926105B2 (en) Power consumption control apparatus and method
JP2010161845A (en) Control device of uninterruptible power supply device
JP2011053830A (en) Design support apparatus and design support method
US9436243B2 (en) Circuit board and power source management system of circuit board
JP5422608B2 (en) Grid interconnection device
JP2014116000A (en) Reset circuit and electronic device
TWI632515B (en) Calculation method of power system configuration cost
JP2017051067A (en) Dc-dc converter and power supply device
JP6048836B2 (en) Information processing apparatus, information processing method, and program
JP2006340438A (en) Power unit, information processor, and power control method
TW201239600A (en) Power supply
TW201333692A (en) Power source efficiency calculating system and calculating method
Darla et al. A novel reliability prediction with input transients for an LLC converter
JP2018196295A (en) Controller, power storage system and program
JP6629606B2 (en) Power generation system, power generation control method, and power generation device
JP2017142586A (en) Power conversion device

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20100308

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20120131

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20120207

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20150217

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

S531 Written request for registration of change of domicile

Free format text: JAPANESE INTERMEDIATE CODE: R313531

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

LAPS Cancellation because of no payment of annual fees