JP2009109988A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2009109988A5 JP2009109988A5 JP2008233094A JP2008233094A JP2009109988A5 JP 2009109988 A5 JP2009109988 A5 JP 2009109988A5 JP 2008233094 A JP2008233094 A JP 2008233094A JP 2008233094 A JP2008233094 A JP 2008233094A JP 2009109988 A5 JP2009109988 A5 JP 2009109988A5
- Authority
- JP
- Japan
- Prior art keywords
- unit
- input
- output
- addroundkey
- calculation unit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Priority Applications (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2008233094A JP5197258B2 (ja) | 2007-10-10 | 2008-09-11 | 暗号処理回路 |
| US12/236,905 US9191197B2 (en) | 2007-10-10 | 2008-09-24 | AES encryption/decryption circuit |
| EP08017194.5A EP2048810B1 (en) | 2007-10-10 | 2008-09-30 | AES encryption/decryption circuit |
| CN2008101698782A CN101409616B (zh) | 2007-10-10 | 2008-10-10 | Aes加密/解密电路 |
| KR1020080099876A KR101047265B1 (ko) | 2007-10-10 | 2008-10-10 | Aes 암호화/복호화 회로 |
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2007264967 | 2007-10-10 | ||
| JP2007264967 | 2007-10-10 | ||
| JP2008233094A JP5197258B2 (ja) | 2007-10-10 | 2008-09-11 | 暗号処理回路 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2009109988A JP2009109988A (ja) | 2009-05-21 |
| JP2009109988A5 true JP2009109988A5 (enExample) | 2011-10-20 |
| JP5197258B2 JP5197258B2 (ja) | 2013-05-15 |
Family
ID=40572426
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2008233094A Expired - Fee Related JP5197258B2 (ja) | 2007-10-10 | 2008-09-11 | 暗号処理回路 |
Country Status (2)
| Country | Link |
|---|---|
| JP (1) | JP5197258B2 (enExample) |
| CN (1) | CN101409616B (enExample) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101969376B (zh) * | 2010-09-23 | 2012-06-27 | 北京航空航天大学 | 一种具有语义安全的自适应加密系统及方法 |
| CN102185692B (zh) * | 2011-04-25 | 2012-07-04 | 北京航空航天大学 | 基于aes加密算法的多模式可重构加密方法 |
| FR2985624B1 (fr) * | 2012-01-11 | 2014-11-21 | Inside Secure | Procede de chiffrement protege contre des attaques par canaux auxiliaires |
| CN102801519A (zh) * | 2012-07-10 | 2012-11-28 | 记忆科技(深圳)有限公司 | 一种实现aes加解密的方法及装置 |
| CN108989018B (zh) * | 2018-06-11 | 2021-05-04 | 安徽工程大学 | 一种aes加密单元、aes加密电路及加密方法 |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3851115B2 (ja) * | 2001-06-28 | 2006-11-29 | 富士通株式会社 | 暗号回路 |
| JP2005527853A (ja) * | 2002-05-23 | 2005-09-15 | アトメル・コーポレイション | 高度暗号化規格(aes)のハードウェア暗号法エンジン |
| GB0214620D0 (en) * | 2002-06-25 | 2002-08-07 | Koninkl Philips Electronics Nv | Round key generation for AES rijndael block cipher |
| KR100800468B1 (ko) * | 2004-01-29 | 2008-02-01 | 삼성전자주식회사 | 저전력 고속 동작을 위한 하드웨어 암호화/복호화 장치 및그 방법 |
| JP2008040244A (ja) * | 2006-08-08 | 2008-02-21 | Mitsubishi Electric Corp | Aes暗号回路 |
| CN1921382B (zh) * | 2006-09-06 | 2010-05-12 | 华为技术有限公司 | 一种基于aes算法的加解密方法及加解密器 |
| JP2008203306A (ja) * | 2007-02-16 | 2008-09-04 | Konica Minolta Business Technologies Inc | 暗号処理装置 |
-
2008
- 2008-09-11 JP JP2008233094A patent/JP5197258B2/ja not_active Expired - Fee Related
- 2008-10-10 CN CN2008101698782A patent/CN101409616B/zh active Active
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US11546135B2 (en) | Key sequence generation for cryptographic operations | |
| US8724804B2 (en) | Encryption processing apparatus | |
| JP5711681B2 (ja) | 暗号処理装置 | |
| JP2014041382A5 (enExample) | ||
| US9288040B2 (en) | Encryption device | |
| CN101702709B (zh) | 一种适用于mips处理器的aes加密单元 | |
| US20150349951A1 (en) | Protecting Cryptographic Operations Using Conjugacy Class Functions | |
| JP2009109988A5 (enExample) | ||
| RU2008125109A (ru) | Многоканальное высокоскоростное шифрование и дешифрование | |
| JP5197258B2 (ja) | 暗号処理回路 | |
| Deshpande et al. | AES encryption engines of many core processor arrays on FPGA by using parallel, pipeline and sequential technique | |
| Kaur et al. | FPGA implementation of efficient hardware for the advanced encryption standard | |
| JP5182295B2 (ja) | 暗号化装置及び暗号処理方法 | |
| CN101588234A (zh) | 一种aes中列混合变换模块的加解密复用方法 | |
| JP2014240921A (ja) | 暗号装置、暗号処理方法及び暗号処理プログラム | |
| Hongsongkiat et al. | AES implementation for RFID Tags: The hardware and software approaches | |
| Abdulwahed | Chaos-Based Advanced Encryption Standard | |
| Sasongko et al. | Architecture for the secret-key BC3 cryptography algorithm | |
| JP6292107B2 (ja) | 暗号処理装置、および暗号処理方法、並びにプログラム | |
| CN106506140A (zh) | 一种aes加解密方法和装置 | |
| JP6401804B2 (ja) | 暗号化装置、メモリ装置、ホスト装置、及びメモリシステム | |
| Sharma et al. | Design of an efficient architecture for advanced encryption standard algorithm using systolic structures | |
| Pyrgas et al. | An 8-bit compact architecture of lesamnta-LW Hash function for constrained devices | |
| JP2008151829A (ja) | 暗号演算装置 | |
| KR102348802B1 (ko) | Aes 암호화 및 복호화 회로 |