JP2009092565A - Pulse modulator - Google Patents

Pulse modulator Download PDF

Info

Publication number
JP2009092565A
JP2009092565A JP2007264660A JP2007264660A JP2009092565A JP 2009092565 A JP2009092565 A JP 2009092565A JP 2007264660 A JP2007264660 A JP 2007264660A JP 2007264660 A JP2007264660 A JP 2007264660A JP 2009092565 A JP2009092565 A JP 2009092565A
Authority
JP
Japan
Prior art keywords
resistor
terminal
pulse
capacitor
pulse modulator
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2007264660A
Other languages
Japanese (ja)
Other versions
JP5121380B2 (en
Inventor
Haruo Kojima
治夫 小島
Kazuhiro Sugafuji
和博 菅藤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Priority to JP2007264660A priority Critical patent/JP5121380B2/en
Publication of JP2009092565A publication Critical patent/JP2009092565A/en
Application granted granted Critical
Publication of JP5121380B2 publication Critical patent/JP5121380B2/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Abstract

<P>PROBLEM TO BE SOLVED: To improve the minimum detectable range without affecting the occupied bandwidth of the spectrum of a modulating signal. <P>SOLUTION: The pulse modulator includes control terminal 3 for receiving pulse wave, a field-effect transistor 1 for modulating a high frequency signal input from an input terminal with pulse wave and outputting a modulating signal, a first resistor 8 whose one end is connected to the control terminal 3, a capacitor 10 whose one end is connected to the other end of the resistor 8 and the other end is grounded, a second resistor 9 whose one end is connected to the control terminal 3, and a diode 11 whose anode terminal is connected to the other end of the resistor 9 and cathode terminal is connected to the other end of the resistor 9. The anode terminal of the diode 11 is connected to the gate terminal of the field-effect transistor 1. <P>COPYRIGHT: (C)2009,JPO&INPIT

Description

本発明は、例えば信号の波形整形を行うドライバー回路に用いて好適なパルス変調器に関する。   The present invention relates to a pulse modulator suitable for use in, for example, a driver circuit that performs waveform shaping of a signal.

レーダ装置は、所定の繰り返し周波数をもつ基準のパルス波を用いて搬送波をパルス変調して変調した高周波信号を送信する。高周波信号は物体によって反射されて、レーダ装置は反射された信号を受信する。レーダ装置は、受信した高周波信号からパルス波を復調し、このパルス波と基準のパルス波とを比較することによって、レーダ装置と、反射が行われたときの物体の位置との間の距離を把握する。パルス波は、パルス変調器によって生成される。   The radar apparatus transmits a high-frequency signal modulated by pulse-modulating a carrier wave using a reference pulse wave having a predetermined repetition frequency. The high frequency signal is reflected by the object, and the radar apparatus receives the reflected signal. The radar device demodulates the pulse wave from the received high-frequency signal, and compares the pulse wave with the reference pulse wave to determine the distance between the radar device and the position of the object when the reflection is performed. To grasp. The pulse wave is generated by a pulse modulator.

図５は従来のパルス変調器の回路図である。同図のパルス変調器はパルス波の波形整形を行って波形整形をしたパルス波を用いて搬送波をドライブするものであり、高周波スイッチング素子としてＮチャネルのＭＥＳＦＥＴ（以下、ＦＥＴと呼ぶ）を使用している。高周波信号が入力される入力端子５１には高周波信号に含まれるＤＣ成分をカットするためのキャパシタ５２の一端が接続されており、このキャパシタ５２の他端には、ＦＥＴ５３のソース電極と抵抗５４の一端とが接続されている。抵抗５４の他端は接地される。ＦＥＴ５３のドレイン電極はＤＣ成分のカット用のキャパシタ５５の一端に接続されており、このキャパシタ５５の他端は高周波信号が出力される出力端子５６に接続されている。また、端子５７には波形整形用の抵抗５８の一端が接続される。この抵抗５８の他端はＦＥＴ５３のゲート電極と波形整形用のキャパシタ５９の一端とに接続されている。このキャパシタ５９の他端は接地される。   FIG. 5 is a circuit diagram of a conventional pulse modulator. The pulse modulator shown in the figure drives a carrier wave using a pulse wave that has been subjected to waveform shaping and uses an N-channel MESFET (hereinafter referred to as FET) as a high-frequency switching element. ing. One end of a capacitor 52 for cutting a DC component included in the high frequency signal is connected to the input terminal 51 to which the high frequency signal is input. The other end of the capacitor 52 is connected to the source electrode of the FET 53 and the resistor 54. One end is connected. The other end of the resistor 54 is grounded. The drain electrode of the FET 53 is connected to one end of a capacitor 55 for cutting a DC component, and the other end of the capacitor 55 is connected to an output terminal 56 from which a high frequency signal is output. One end of a waveform shaping resistor 58 is connected to the terminal 57. The other end of the resistor 58 is connected to the gate electrode of the FET 53 and one end of a waveform shaping capacitor 59. The other end of the capacitor 59 is grounded.

ここで、出力端子５６から出力される変調信号のスペクトラムは、図６（ａ）に示されるように、ｓｉｎＸ／Ｘで表される形状と同じ形状の周波数特性を有する。このスペクトラムの占有帯域幅は広がっており、占有帯域よりも大きい帯域と小さい帯域とにおいては、スペクトラムレベルについての規格を満たすことが必要である。   Here, the spectrum of the modulation signal output from the output terminal 56 has a frequency characteristic having the same shape as the shape represented by sinX / X, as shown in FIG. The occupied bandwidth of this spectrum is widened, and it is necessary to satisfy the standard for the spectrum level in a band larger and smaller than the occupied band.

端子５７に図７（ａ）に示すような波形をもつ制御信号が入力された場合、抵抗５８とキャパシタ５９とによって、この制御信号の波形は整形されて、ＦＥＴ５３のゲート電極へ加わるゲート電圧の波形は図７（ｂ）に示すようになる。このゲート電圧の波形の立上り時間と立下り時間とは共に、抵抗５８及びキャパシタ５９により決定される時定数によって決まる。出力端子５６における高周波信号のスペクトラムは図６（ｂ）に示すようになり、この占有帯域幅は図６（ａ）に示すスペクトラムの占有帯域幅よりも狭い。   When a control signal having a waveform as shown in FIG. 7A is input to the terminal 57, the waveform of the control signal is shaped by the resistor 58 and the capacitor 59, and the gate voltage applied to the gate electrode of the FET 53 is changed. The waveform is as shown in FIG. Both the rise time and fall time of the waveform of the gate voltage are determined by a time constant determined by the resistor 58 and the capacitor 59. The spectrum of the high frequency signal at the output terminal 56 is as shown in FIG. 6B, and this occupied bandwidth is narrower than the occupied bandwidth of the spectrum shown in FIG.

また、レーダ装置は、変調信号を図７（ａ）の時間Ｔ１の間送信した後、送受信の処理を切り替える。この切り替えは時間Ｔ２を要し、切り替えの後、レーダ装置は時間Ｔ３の受信動作を開始する。電磁波の往復に要する時間内では、レーダ装置は、物体を探知することができない。そこで、レーダ装置が物体への探知距離を短くするためには、送受信の切り替えに要する時間Ｔ２を短くする必要がある。   Also, the radar apparatus switches the transmission / reception process after transmitting the modulated signal for a time T1 in FIG. This switching takes time T2, and after the switching, the radar apparatus starts receiving operation at time T3. The radar device cannot detect an object within the time required for electromagnetic wave reciprocation. Therefore, in order for the radar apparatus to shorten the detection distance to the object, it is necessary to shorten the time T2 required for switching between transmission and reception.

パルスの波形整形に関しては、従来、入力された矩形波を第１の信号と第２の信号に分ける分配回路と、第１及び第２の信号の間に遅延時間差を生じさせる遅延回路と、トランジスタを含んで構成され第１及び第２の信号を入力して遅延時間差に対応したパルス幅を有する第１のパルスを発生させる波形整形回路とを備えた短パルス発生回路が知られている（例えば特許文献１参照）。
特開２００５−４９２００号公報 Regarding pulse waveform shaping, conventionally, a distribution circuit that divides an input rectangular wave into a first signal and a second signal, a delay circuit that causes a delay time difference between the first and second signals, and a transistor A short pulse generation circuit including a waveform shaping circuit configured to generate a first pulse having a pulse width corresponding to a delay time difference by inputting first and second signals is known (for example, Patent Document 1).
JP 2005-49200 A

しかしながら、図６（ｂ）の例で説明したような波形整形が行われた場合には、波形のパルスの立下り時間が長い。このため、最小探知距離が大きくなり、レーダ装置は探知距離を短くすることができないという欠点がある。   However, when the waveform shaping as described in the example of FIG. 6B is performed, the fall time of the waveform pulse is long. For this reason, the minimum detection distance becomes large, and the radar apparatus has a drawback that the detection distance cannot be shortened.

そこで本発明は、上記の課題に鑑み、変調信号のスペクトラムの占有帯域幅に影響を与えずに、最小探知距離を改善することが可能なパルス変調器を提供することを目的とする。   In view of the above problems, an object of the present invention is to provide a pulse modulator capable of improving the minimum detection distance without affecting the occupied bandwidth of the spectrum of the modulation signal.

このため、本発明の一態様によれば、パルス波が入力される制御端子と、入力端子から入力される高周波信号を前記パルス波によって変調し変調信号を出力する電界効果トランジスタと、一端が前記制御端子に接続された第一の抵抗と、一端が前記第一の抵抗の他端に接続されて他端が接地されたキャパシタと、一端が前記制御端子に接続された第二の抵抗と、アノード端子が前記第二の抵抗の他端に接続されてカソード端子が前記第二の抵抗の他端に接続されたダイオードと、を備え、前記ダイオードのアノード端子が前記電界効果トランジスタのゲート端子に接続されたことを特徴とするパルス変調器が提供される。   Therefore, according to one aspect of the present invention, a control terminal to which a pulse wave is input, a field effect transistor that modulates a high-frequency signal input from the input terminal with the pulse wave and outputs a modulation signal, and one end of the field effect transistor A first resistor connected to the control terminal; a capacitor having one end connected to the other end of the first resistor and the other end grounded; a second resistor having one end connected to the control terminal; A diode having an anode terminal connected to the other end of the second resistor and a cathode terminal connected to the other end of the second resistor, the anode terminal of the diode being a gate terminal of the field effect transistor A pulse modulator is provided that is connected.

本発明のパルス変調器によれば、パルス変調された変調信号のスペクトラムの占有帯域幅の広がりを抑制でき、かつ最小探知距離を改善することができる。   According to the pulse modulator of the present invention, the spread of the occupied bandwidth of the spectrum of the pulse-modulated modulation signal can be suppressed, and the minimum detection distance can be improved.

以下、本発明の実施形態に係るパルス変調器について、図面を参照しながら説明する。尚、各図において同一箇所については同一の符号を付すとともに、重複した説明は省略する。   Hereinafter, a pulse modulator according to an embodiment of the present invention will be described with reference to the drawings. In the drawings, the same portions are denoted by the same reference numerals, and redundant description is omitted.

図１は本発明の一実施形態に係るパルス変調器の回路図である。本発明の実施の形態に係るパルス変調器は、パルス波の波形整形を行って、波形整形をしたパルス波を用いて搬送波をドライブするものであり、図１に示すように、高周波スイッチング素子としてＦＥＴ１を用いている。   FIG. 1 is a circuit diagram of a pulse modulator according to an embodiment of the present invention. A pulse modulator according to an embodiment of the present invention performs waveform shaping of a pulse wave, and drives a carrier wave using the shaped waveform of the pulse wave. As shown in FIG. FET1 is used.

入力端子２には入力信号に含まれるＤＣ成分をカットするためのキャパシタ５の一端が接続されており、このキャパシタ５の他端はＦＥＴ１のソース電極と抵抗６の一端とに接続されている。抵抗６の他端は接地される。ＦＥＴ１のドレイン電極は、ＤＣ成分のカット用のキャパシタ７を介して出力端子４に接続されている。また、制御信号入力端子である制御端子３には第一の波形整形用抵抗８の一端と第二の波形整形用抵抗９の一端とが接続されている。この抵抗８の他端にはＦＥＴ１のゲート電極と、波形整形用のキャパシタ１０の一端とが接続されており、キャパシタ１０の他端は接地される。抵抗９の他端には整流用ダイオード１１のカソード端子が接続されており、このダイオード１１のアノード端子はＦＥＴ１のゲート電極に接続されている。抵抗９の抵抗値は抵抗８の抵抗値の１／１０以下にされている。   One end of a capacitor 5 for cutting a DC component contained in the input signal is connected to the input terminal 2, and the other end of the capacitor 5 is connected to the source electrode of the FET 1 and one end of the resistor 6. The other end of the resistor 6 is grounded. The drain electrode of the FET 1 is connected to the output terminal 4 via a capacitor 7 for cutting a DC component. One end of the first waveform shaping resistor 8 and one end of the second waveform shaping resistor 9 are connected to the control terminal 3 which is a control signal input terminal. The other end of the resistor 8 is connected to the gate electrode of the FET 1 and one end of a capacitor 10 for waveform shaping, and the other end of the capacitor 10 is grounded. The other end of the resistor 9 is connected to the cathode terminal of the rectifying diode 11, and the anode terminal of the diode 11 is connected to the gate electrode of the FET 1. The resistance value of the resistor 9 is set to 1/10 or less of the resistance value of the resistor 8.

従って、本発明のパルス変調器は、制御端子３に第一の抵抗８の一端と第二の抵抗９の一端とを接続し、この抵抗８の他端をキャパシタ１０の一端とダイオード１１のアノード端子とＦＥＴ１のゲート端子とに各々接続し、また、キャパシタ１０の他端を接地し、ダイオード１１のカソード端子と抵抗９の他端とを接続して構成される。   Therefore, in the pulse modulator of the present invention, one end of the first resistor 8 and one end of the second resistor 9 are connected to the control terminal 3, and the other end of the resistor 8 is connected to one end of the capacitor 10 and the anode of the diode 11. The capacitor 10 is connected to the gate terminal of the FET 1, the other end of the capacitor 10 is grounded, and the cathode terminal of the diode 11 is connected to the other end of the resistor 9.

これにより、本発明のパルス変調器は、入力端子２から入力される高周波信号を、制御端子３から入力されるパルス波によって変調し、生成した変調信号を出力端子４から出力する。例えば図２（ａ）に示すような連続波（ＣＷ）が入力端子２に入力された場合、出力端子４から出力される変調信号の波形は例えば図２（ｂ）に示されるようになる。このパルス変調器は、矩形状のパルス波を用いて変調波を生成する際に、このパルス波に含まれる複数の異なる周波数成分のうちの急峻な波形部分に相当する周波数成分を、送信しようとするパルス波から取り除くようにして波形整形を行う。本発明のパルス変調器は、パルス変調した変調信号のスペクトラムの帯域に広がりを小さくするともいえる。   Thereby, the pulse modulator of the present invention modulates the high frequency signal input from the input terminal 2 with the pulse wave input from the control terminal 3, and outputs the generated modulation signal from the output terminal 4. For example, when a continuous wave (CW) as shown in FIG. 2A is input to the input terminal 2, the waveform of the modulation signal output from the output terminal 4 is as shown in FIG. 2B, for example. When generating a modulated wave using a rectangular pulse wave, this pulse modulator attempts to transmit a frequency component corresponding to a steep waveform portion among a plurality of different frequency components included in the pulse wave. The waveform is shaped so as to be removed from the pulse wave to be generated. It can be said that the pulse modulator of the present invention reduces the spread in the spectrum band of the pulse-modulated modulated signal.

ＦＥＴ１のゲート電極が有する容量値は小さいため、キャパシタ１０はチャージを行う。そして抵抗９はキャパシタ１０にチャージされた電荷を放電する。この抵抗９に直列に接続されたダイオード１１はキャパシタ１０の放電を行う。キャパシタ１０に抵抗９が接続されているため、キャパシタ１０にチャージされた電荷の急速な放電が防止される。従って、ＦＥＴ１のゲート電極へ加わるパルス波の立下りの部分がなだらかにされるので、変調信号のスペクトルの占有帯域の広がりが抑制される。また、本発明のパルス変調器は、パルス波がある程度ゆっくりと立下るようにし、かつパルス波の振幅が０になるまでの間に、受信動作が開始しないようにしている。   Since the capacitance value of the gate electrode of the FET 1 is small, the capacitor 10 is charged. The resistor 9 discharges the electric charge charged in the capacitor 10. A diode 11 connected in series with the resistor 9 discharges the capacitor 10. Since the resistor 9 is connected to the capacitor 10, rapid discharge of the charge charged in the capacitor 10 is prevented. Therefore, since the falling part of the pulse wave applied to the gate electrode of the FET 1 is smoothed, the spread of the occupied band of the spectrum of the modulation signal is suppressed. Further, the pulse modulator of the present invention is configured so that the pulse wave falls slowly to some extent, and the reception operation is not started until the amplitude of the pulse wave becomes zero.

このような構成により、このパルス変調器が波形整形を行わない場合には、出力端子４から出力される高周波信号のスペクトラムは広い占有帯域幅を有する。図３（ａ）はパルス変調器の制御端子３に入力される制御信号の電圧Ｖｃの波形の一例を示す図である。図３（ｂ）は波形整形を行わない場合に図３（ａ）の波形が制御端子３へ入力されたときのＦＥＴ１のゲート電圧Ｖｇの波形の一例を示す図である。   With this configuration, when the pulse modulator does not perform waveform shaping, the spectrum of the high-frequency signal output from the output terminal 4 has a wide occupied bandwidth. FIG. 3A is a diagram illustrating an example of the waveform of the voltage Vc of the control signal input to the control terminal 3 of the pulse modulator. FIG. 3B is a diagram showing an example of the waveform of the gate voltage Vg of the FET 1 when the waveform of FIG. 3A is input to the control terminal 3 when waveform shaping is not performed.

本発明のパルス変調器が波形整形を行う場合、制御端子３に、図３（ａ）に示すような制御信号としてパルス波が入力されると、このパルス波は、抵抗８とキャパシタ１０とにより決まる時定数によって決定される時間で立上がる。一方、ダイオード１１に順方向バイアスが加わる間はダイオード１１はオン状態になるため、パルス波は抵抗９とキャパシタ１０とにより決まる時定数により決定される時間で立下がる。   When the pulse modulator of the present invention performs waveform shaping, when a pulse wave is input to the control terminal 3 as a control signal as shown in FIG. 3A, the pulse wave is generated by the resistor 8 and the capacitor 10. It rises at a time determined by a fixed time constant. On the other hand, since the diode 11 is turned on while the forward bias is applied to the diode 11, the pulse wave falls at a time determined by a time constant determined by the resistor 9 and the capacitor 10.

図３（ｃ）は波形整形を行う場合に図３（ａ）の波形が制御端子３へ入力されたときのＦＥＴ１のゲート電圧の波形の一例を示す図である。本発明のパルス変調器が波形整形を行う場合には、ＦＥＴ１のゲート電極の電圧の波形は図３（ｃ）に示すように整形される。出力端子４から出力される高周波信号のスペクトラムは図４に示すようになり、このスペクトラムの占有帯域幅は、従来のパルス変調器が生成する変調信号のスペクトラム（図６（ａ））の占有帯域幅よりも狭くすることができる。これにより、パルス変調器は、パルス変調時の変調スペクトラムの占有帯域幅を保ったまま、最小探知距離を改善することができる。   FIG. 3C is a diagram illustrating an example of the waveform of the gate voltage of the FET 1 when the waveform of FIG. 3A is input to the control terminal 3 when performing waveform shaping. When the pulse modulator of the present invention performs waveform shaping, the waveform of the voltage of the gate electrode of the FET 1 is shaped as shown in FIG. The spectrum of the high-frequency signal output from the output terminal 4 is as shown in FIG. 4, and the occupied bandwidth of this spectrum is the occupied bandwidth of the spectrum of the modulation signal (FIG. 6A) generated by the conventional pulse modulator. It can be narrower than the width. As a result, the pulse modulator can improve the minimum detection distance while maintaining the occupied bandwidth of the modulation spectrum at the time of pulse modulation.

さらに、本発明のパルス変調器によれば、抵抗９の抵抗値は、抵抗１０の抵抗値の１／１０以下であるため、従来のパルス変調器を用いた場合のパルスの立下がり時間よりもパルスの立下がり時間を大幅に短縮させることができる。その結果、最小探知距離が大幅に短縮される。   Furthermore, according to the pulse modulator of the present invention, since the resistance value of the resistor 9 is 1/10 or less of the resistance value of the resistor 10, it is shorter than the pulse fall time when the conventional pulse modulator is used. The fall time of the pulse can be greatly shortened. As a result, the minimum detection distance is greatly shortened.

このように、本発明によれば、占有帯域幅に影響を与えずに、パルスの立ち上がり時間を短縮して最小探知距離を改善することが可能となる。   Thus, according to the present invention, it is possible to improve the minimum detection distance by shortening the pulse rise time without affecting the occupied bandwidth.

また、本発明がレーダ装置に用いられる場合には、レーダ装置から発射される占有帯域外におけるスプリアスに関する規格を満たすことができるため、このレーダ装置は、パルス変調した高周波信号のスプリアス発射の強度を法令により定められた値以下にすることができる。   In addition, when the present invention is used in a radar apparatus, it can satisfy the standard regarding spurious emission outside the occupied band emitted from the radar apparatus. The value can be reduced to a value that is stipulated by law.

上記の実施形態では、本発明がレーダ装置の波形整形用のドライバー回路に用いられる例を説明したが、本発明は波形整形を行う他の回路に適用することもできる。   In the above embodiment, the example in which the present invention is used in a driver circuit for waveform shaping of a radar apparatus has been described. However, the present invention can also be applied to other circuits that perform waveform shaping.

上記の実施形態では、第二の波形整形用の抵抗９の抵抗値は第一の波形整形用の抵抗１０の抵抗値の１／１０以下にされていたが、この抵抗９の具体値はパルス波の立下り時間の設計値に応じて変更可能である。従って第二の波形整形用の抵抗９の抵抗値は最小探知距離に応じて種々変更可能である。   In the above embodiment, the resistance value of the second waveform shaping resistor 9 is set to 1/10 or less of the resistance value of the first waveform shaping resistor 10, but the specific value of the resistor 9 is a pulse value. It can be changed according to the design value of the wave fall time. Therefore, the resistance value of the second waveform shaping resistor 9 can be variously changed according to the minimum detection distance.

本発明の一実施形態に係るパルス変調器の回路図である。1 is a circuit diagram of a pulse modulator according to an embodiment of the present invention. （ａ）は本発明のパルス変調器に入力される高周波信号の一例を示す図であり、（ｂ）は本発明のパルス変調器から出力される変調信号の波形の一例を示す図である。(A) is a figure which shows an example of the high frequency signal input into the pulse modulator of this invention, (b) is a figure which shows an example of the waveform of the modulation signal output from the pulse modulator of this invention. （ａ）は本発明のパルス変調器の端子に入力される制御信号の電圧波形の一例を示す図であり、（ｂ）は波形整形を行わない場合における電界効果トランジスタのゲート電圧の波形の一例を示す図であり、（ｃ）は波形整形を行う場合における電界効果トランジスタのゲート電圧の波形の一例を示す図である。(A) is a figure which shows an example of the voltage waveform of the control signal input into the terminal of the pulse modulator of this invention, (b) is an example of the waveform of the gate voltage of a field effect transistor when not performing waveform shaping (C) is a figure which shows an example of the waveform of the gate voltage of a field effect transistor in the case of performing waveform shaping. 本発明のパルス変調器から出力される波形整形された変調信号のスペクトラムの一例を示す図である。It is a figure which shows an example of the spectrum of the modulation signal which the waveform shaping | molding output from the pulse modulator of this invention. 従来のパルス変調器の回路図である。It is a circuit diagram of the conventional pulse modulator. （ａ）、（ｂ）はいずれも従来のパルス変調器が生成する変調信号のスペクトラムの一例を示す図である。(A), (b) is a figure which shows an example of the spectrum of the modulation signal which a conventional pulse modulator produces | generates both. （ａ）は従来のパルス変調器に入力される制御信号の波形の一例を示す図であり、（ｂ）は電界効果トランジスタのゲート電圧の波形の一例を示す図である。(A) is a figure which shows an example of the waveform of the control signal input into the conventional pulse modulator, (b) is a figure which shows an example of the waveform of the gate voltage of a field effect transistor.

符号の説明Explanation of symbols

１…電界効果トランジスタ、２…入力端子、３…制御端子、４…出力端子、５、７、１０…キャパシタ、６…抵抗、８…第１の抵抗、９…第２の抵抗、１１…ダイオード。   DESCRIPTION OF SYMBOLS 1 ... Field effect transistor, 2 ... Input terminal, 3 ... Control terminal, 4 ... Output terminal, 5, 7, 10 ... Capacitor, 6 ... Resistance, 8 ... 1st resistance, 9 ... 2nd resistance, 11 ... Diode .

Claims (2)

パルス波が入力される制御端子と、
入力端子から入力される高周波信号を前記パルス波によって変調し変調信号を出力する電界効果トランジスタと、
一端が前記制御端子に接続された第一の抵抗と、
一端が前記第一の抵抗の他端に接続されて他端が接地されたキャパシタと、
一端が前記制御端子に接続された第二の抵抗と、
アノード端子が前記第二の抵抗の他端に接続されてカソード端子が前記第二の抵抗の他端に接続されたダイオードと、を備え、
前記ダイオードのアノード端子が前記電界効果トランジスタのゲート端子に接続されたことを特徴とするパルス変調器。 A control terminal to which a pulse wave is input;
A field effect transistor that modulates a high-frequency signal input from an input terminal with the pulse wave and outputs a modulation signal;
A first resistor having one end connected to the control terminal;
A capacitor having one end connected to the other end of the first resistor and the other end grounded;
A second resistor having one end connected to the control terminal;
A diode having an anode terminal connected to the other end of the second resistor and a cathode terminal connected to the other end of the second resistor;
A pulse modulator, wherein an anode terminal of the diode is connected to a gate terminal of the field effect transistor. 前記第二の抵抗の抵抗値は前記第一の抵抗の抵抗値の１／１０以下であることを特徴とする請求項１記載のパルス変調器。   2. The pulse modulator according to claim 1, wherein the resistance value of the second resistor is 1/10 or less of the resistance value of the first resistor.
JP2007264660A 2007-10-10 2007-10-10 Pulse modulator Expired - Fee Related JP5121380B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2007264660A JP5121380B2 (en) 2007-10-10 2007-10-10 Pulse modulator

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2007264660A JP5121380B2 (en) 2007-10-10 2007-10-10 Pulse modulator

Publications (2)

Publication Number Publication Date
JP2009092565A true JP2009092565A (en) 2009-04-30
JP5121380B2 JP5121380B2 (en) 2013-01-16

Family

ID=40664684

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2007264660A Expired - Fee Related JP5121380B2 (en) 2007-10-10 2007-10-10 Pulse modulator

Country Status (1)

Country Link
JP (1) JP5121380B2 (en)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01179545A (en) * 1988-01-09 1989-07-17 Yamatake Honeywell Co Ltd Method and equipment for sending pulse train signal
JPH05288829A (en) * 1992-04-08 1993-11-05 Japan Radio Co Ltd Radar transmitter
JP2000258525A (en) * 1999-03-05 2000-09-22 Sharp Corp Millimetric wave radar
JP2002335679A (en) * 2001-05-09 2002-11-22 Toyota Industries Corp Drive circuit

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01179545A (en) * 1988-01-09 1989-07-17 Yamatake Honeywell Co Ltd Method and equipment for sending pulse train signal
JPH05288829A (en) * 1992-04-08 1993-11-05 Japan Radio Co Ltd Radar transmitter
JP2000258525A (en) * 1999-03-05 2000-09-22 Sharp Corp Millimetric wave radar
JP2002335679A (en) * 2001-05-09 2002-11-22 Toyota Industries Corp Drive circuit

Also Published As

Publication number Publication date
JP5121380B2 (en) 2013-01-16

Similar Documents

Publication Publication Date Title
US20210111533A1 (en) Fast pulse, high current laser drivers
JP3294726B2 (en) Radar equipment
JP5806076B2 (en) RF pulse signal generation switching circuit, RF pulse signal generation circuit, and target detection apparatus
WO1996015590A1 (en) Electrical circuit utilizing avalanche transistor for generating and transmitting sine-wave energy pulses
JP2007089142A (en) Intermittent operation circuit and modulation device
CN110737189B (en) Pulse laser interval measuring circuit
JP2011228847A (en) Limiter device
JP4342552B2 (en) Pulse wave radar device
TWI528294B (en) Radio frequency identification reader device
US8194499B2 (en) Ultrasonic underwater detector with voltage and envelope control
US7365603B2 (en) FET amplifier, pulse modulation module, and radar device
US7161526B2 (en) Broadband radar and modulator, in particular for microwave switching over a very short period
KR100416686B1 (en) Integrated circuit for generating high voltage pulse for use in a medical ultrasound diagnostic system
US6700532B2 (en) Magnetron drive circuit
JP5121380B2 (en) Pulse modulator
US20140043083A1 (en) Pulse generator
US20170244400A1 (en) Pulse modulator
JP2006329690A (en) Pulse radar system
JP4376231B2 (en) Dielectric resonator loaded oscillation circuit and radar device using the same
US5347357A (en) High-voltage crystal ramp generator and integrator for FM laser radar
US8963602B2 (en) Fast pulse generator
JP2008232957A (en) Magnetron drive circuit and radar system
JP2004251727A (en) Radar device and its signal generation circuit
TW202118175A (en) Light emission apparatus
JP2005333376A (en) Pulse generating circuit

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20100128

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20111101

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20111108

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20111227

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20120327

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20120525

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20120925

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20121023

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20151102

Year of fee payment: 3

R151 Written notification of patent or utility model registration

Ref document number: 5121380

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R151

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20151102

Year of fee payment: 3

LAPS Cancellation because of no payment of annual fees