JP2009049179A - Manufacturing method for group iii nitride compound semiconductor, and light-emitting element - Google Patents

Manufacturing method for group iii nitride compound semiconductor, and light-emitting element Download PDF

Info

Publication number
JP2009049179A
JP2009049179A JP2007213703A JP2007213703A JP2009049179A JP 2009049179 A JP2009049179 A JP 2009049179A JP 2007213703 A JP2007213703 A JP 2007213703A JP 2007213703 A JP2007213703 A JP 2007213703A JP 2009049179 A JP2009049179 A JP 2009049179A
Authority
JP
Japan
Prior art keywords
group iii
compound semiconductor
substrate
nitride compound
iii nitride
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2007213703A
Other languages
Japanese (ja)
Other versions
JP5082672B2 (en
Inventor
Koji Okuno
浩司 奥野
Yoshiki Saito
義樹 齋藤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toyoda Gosei Co Ltd
Original Assignee
Toyoda Gosei Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toyoda Gosei Co Ltd filed Critical Toyoda Gosei Co Ltd
Priority to JP2007213703A priority Critical patent/JP5082672B2/en
Publication of JP2009049179A publication Critical patent/JP2009049179A/en
Application granted granted Critical
Publication of JP5082672B2 publication Critical patent/JP5082672B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Abstract

<P>PROBLEM TO BE SOLVED: To form a group III nitride compound semiconductor such that a rugged part is buried into an epitaxial growth substrate, through a growth in the longitudinal direction, forming a light-emitting element having the rugged part for improvement of the light pick-up performance. <P>SOLUTION: A buried n-GaN:Si layer is made grown via an AlN buffer layer on a sapphire substrate having a rugged part. For comparison, a substrate having a rugged part with an i-GaN layer made grown without adding Si and a substrate having no rugged part with the i-GaN layer made grown without adding Si are prepared. The top face of an epitaxial film is processed with hydrogen chloride (HCl) gas to convert a threading dislocation into a pit. In the case where the n-GaN:Si layer is made grown on the substrate having a rugged part (1. C), many pits are formed as in the case where the i-GaN layer is made grown on the substrate having no rugged part (1. A), but the density is uniform, never being concentrated. In the case where the i-GaN layer is made grown on the substrate having a rugged part (1. B), dislocation is concentrated on the upper side of a convex portion on the substrate to form a large pit. <P>COPYRIGHT: (C)2009,JPO&INPIT

Description

本発明は、III族窒化物系化合物半導体の製造方法及び発光素子に関する。本願においてIII族窒化物系化合物半導体とは、AlxGayIn1-x-yN(x、y、x+yはいずれも0以上1以下)で示される半導体、及び、n型化/p型化等のために任意の元素を添加したものを含む。更には、III族元素及びV族元素の組成の一部を、B、Tl;P、As、Sb、Biで置換したものをも含むものとする。 The present invention relates to a method for producing a group III nitride compound semiconductor and a light emitting device. In the present application, the group III nitride compound semiconductor is a semiconductor represented by Al x Ga y In 1-xy N (where x, y, and x + y are all 0 or more and 1 or less), n-type / p-type, etc. For which any element is added. Furthermore, it includes those in which a part of the composition of the group III element and the group V element is substituted with B, Tl; P, As, Sb, Bi.

III族窒化物系化合物半導体発光素子の光取り出しを向上させるため、エピタキシャル成長基板のIII族窒化物系化合物半導体を形成する側に凹凸を設ける技術がある。下記特許文献1及び2はいずれも、当該凹部を横方向成長により埋める技術である。
特開2002−280609号公報 特開2002−280611号公報
In order to improve the light extraction of the group III nitride compound semiconductor light emitting device, there is a technique of providing irregularities on the side of the epitaxial growth substrate on which the group III nitride compound semiconductor is formed. The following Patent Documents 1 and 2 are techniques for filling the concave portion by lateral growth.
JP 2002-280609 A JP 2002-280611 A

凹凸の凹部を埋める際に、不純物無添加のGaNを成長させると、凹凸近傍にボイド(隙間)が生じる。或いは転位が不規則に曲がることで、結晶膜面内で転位密度の多い領域と少ない領域が生じることもある。この場合、発光層の結晶品質が均一でなくなり、発光ムラや色純度の低下、或いは発光スペクトルの半値幅の増大を招く。甚だしくは、発光効率の低下や静電耐圧特性の悪化を生ずる。   When GaN containing no impurities is grown when filling the concave and convex portions, voids (gap) are generated in the vicinity of the concave and convex portions. Alternatively, the dislocations bend irregularly, so that a region having a high dislocation density and a region having a low dislocation density may be generated in the crystal film plane. In this case, the crystal quality of the light emitting layer is not uniform, resulting in uneven light emission, a decrease in color purity, or an increase in the half width of the emission spectrum. Excessively, the luminous efficiency is lowered and the electrostatic withstand voltage characteristic is deteriorated.

そこで本発明の目的は、光取り出し向上のために凹凸基板を用いる際、その凹部をエピタキシャル成長層で埋める際にボイド(隙間)の発生を防ぐこと、並びに、転位の屈曲による転位密度の不均一を防ぐことである。   Accordingly, an object of the present invention is to prevent the generation of voids (gap) when filling a concave portion with an epitaxial growth layer when using a concavo-convex substrate for light extraction improvement, and to reduce dislocation density due to dislocation bending. Is to prevent.

請求項1に係る発明は、凹凸が形成された基板表面に、バッファ層を介して、III族窒化物系化合物半導体を、1×1017/cm3以上1×1019/cm3未満のドナーを添加しながら、転位が厚さ方向にまっすぐ延びる縦方向エピタキシャル成長により形成することを特徴とするIII族窒化物系化合物半導体の製造方法である。
請求項2に係る発明は、ドナーはシリコン(Si)であることを特徴とする。
請求項3に係る発明は、シリコン(Si)の添加量は1×1018/cm3以上8×1018/cm3以下であることを特徴とする。
請求項4に係る発明は、III族窒化物系化合物半導体は窒化ガリウム(GaN)であることを特徴とする。
請求項5に係る発明は、基板が絶縁性基板であることを特徴とする。
請求項6に係る発明は、エッチングにより凹部を形成することにより、基板に形成される凹凸が形成されることを特徴とする。
The invention according to claim 1 is a donor having a group III nitride compound semiconductor of 1 × 10 17 / cm 3 or more and less than 1 × 10 19 / cm 3 through a buffer layer on the surface of the substrate on which irregularities are formed. This is a method for producing a group III nitride compound semiconductor, characterized in that dislocations are formed by longitudinal epitaxial growth extending straight in the thickness direction while adding.
The invention according to claim 2 is characterized in that the donor is silicon (Si).
The invention according to claim 3 is characterized in that the amount of silicon (Si) added is 1 × 10 18 / cm 3 or more and 8 × 10 18 / cm 3 or less.
The invention according to claim 4 is characterized in that the group III nitride compound semiconductor is gallium nitride (GaN).
The invention according to claim 5 is characterized in that the substrate is an insulating substrate.
The invention according to claim 6 is characterized in that the concave and convex portions formed on the substrate are formed by forming the concave portion by etching.

請求項7に係る発明は、表面に凹凸が形成された基板と、バッファ層と、1×1017/cm3以上1×1019/cm3未満のドナーが添加され、転位が厚さ方向にまっすぐ延びているIII族窒化物系化合物半導体層とを有することを特徴とするIII族窒化物系化合物半導体発光素子である。
請求項8に係る発明は、III族窒化物系化合物半導体層と、バッファ層又は基板との境界にボイドを有しないことを特徴とする。
請求項9に係る発明は、III族窒化物系化合物半導体層は、基板の表面の凹部の上方と凸部の上方において、貫通転位密度に有意の差が無いことを特徴とする。
In the invention according to claim 7, a substrate having irregularities formed on the surface, a buffer layer, and a donor of 1 × 10 17 / cm 3 or more and less than 1 × 10 19 / cm 3 are added, and the dislocation is in the thickness direction. A group III nitride compound semiconductor light-emitting device comprising a group III nitride compound semiconductor layer extending straight.
The invention according to claim 8 is characterized in that there is no void at the boundary between the group III nitride compound semiconductor layer and the buffer layer or the substrate.
The invention according to claim 9 is characterized in that the group III nitride compound semiconductor layer has no significant difference in threading dislocation density between the upper portion of the concave portion and the upper portion of the convex portion of the surface of the substrate.

III族窒化物系化合物半導体のドナーとしては、主としてIV価の元素が一般的に用いられている。例えばシリコン(Si)である。IV価の元素がIII価のガリウム(Ga)等の位置に置換することで、縦方向の成長を促進する。即ち、エピタキシャル成長時にいわゆる横方向成長が生じにくい。すると、転位が曲がることが無く、ほぼ膜厚方向に真っ直ぐ延びることとなる。また、エピタキシャル成長基板の凹凸近傍に、ボイドが生じにくくなる。   As a donor of a group III nitride compound semiconductor, an IV valent element is generally used. For example, silicon (Si). Substituting IV-valent elements for positions such as III-valent gallium (Ga) promotes vertical growth. That is, so-called lateral growth hardly occurs during epitaxial growth. Then, the dislocation does not bend, and extends straight in the film thickness direction. In addition, voids are less likely to occur near the unevenness of the epitaxial growth substrate.

本願発明に係るIII族窒化物系化合物半導体の製造方法によれば、例えば2〜5μmの厚さにn型のIII族窒化物系化合物半導体を形成すると、貫通転位が基板の凹凸の位置に関係なく一様に分布しており、1×108個/cm2〜1×1010個/cm2となる。よって当該エピタキシャル膜上に発光素子を形成すると、結晶膜面内で転位密度の多い領域と少ない領域が生じないので、発光層の結晶品質が均一となり、発光ムラが生ぜず、また、色純度も低下せず、更には発光スペクトルの半値幅も増大しない。更には、発光効率が向上し静電耐圧特性も良いものとなる。 According to the method for producing a group III nitride compound semiconductor according to the present invention, for example, when an n-type group III nitride compound semiconductor is formed to a thickness of 2 to 5 μm, threading dislocations are related to the position of the unevenness of the substrate. It is distributed uniformly and becomes 1 × 10 8 pieces / cm 2 to 1 × 10 10 pieces / cm 2 . Therefore, when a light emitting element is formed on the epitaxial film, a region having a high dislocation density and a region having a small dislocation density do not occur in the crystal film surface, so that the crystal quality of the light emitting layer is uniform, light emission unevenness does not occur, and color purity is also improved. It does not decrease, and further, the half width of the emission spectrum does not increase. Furthermore, the light emission efficiency is improved and the electrostatic withstand voltage characteristic is improved.

ドナーはシリコン(Si)を用いることが最も簡便であるが、他のIV価の元素を用いても良い。
ドナーの添加量は、1017/cm3未満では効果が十分でなく、1×1019/cm3を越えると、当該ドナー添加膜が白濁し、単結晶とならない。
As the donor, it is simplest to use silicon (Si), but other IV-valent elements may be used.
If the added amount of the donor is less than 10 17 / cm 3 , the effect is not sufficient, and if it exceeds 1 × 10 19 / cm 3 , the donor-added film becomes cloudy and does not become a single crystal.

エピタキシャル成長基板に形成する凹凸については、所望形状に成形したエッチングマスクを用いて、エッチングにより形成することが簡便であるが、例えば機械的に加工して、その後表面処理を行う方法でも良い。
凹凸の段差の頂上部も段差の底部も、凹凸形成前のエピタキシャル成長基板の主面と平行な面であることが好ましい。凹凸の段差の側面は、当該エピタキシャル成長基板の主面と垂直であっても良いが、垂直でなくても良い。
段差の頂上面の周(輪郭)の形状は任意として良いが、例えば正六角形としても良い。
段差の頂上面を島状とする場合やストライプ状とする場合のピッチは任意に設計して良い。例えば段差の頂上面が直径0.5〜10μmの円に内接する多角形としたり、ストライプ状の頂上面の幅及び底部の幅を0.5〜10μmとすると好適である。
段差の頂上面と底部の高低差は、0.1〜2μm程度が好適であり、好ましくは0.5〜1μmである。
Concavities and convexities formed on the epitaxial growth substrate can be easily formed by etching using an etching mask formed in a desired shape. However, for example, a method of mechanically processing and then performing surface treatment may be used.
It is preferable that both the top of the uneven step and the bottom of the step are surfaces parallel to the main surface of the epitaxial growth substrate before formation of the unevenness. The side surfaces of the uneven step may be perpendicular to the main surface of the epitaxial growth substrate, but may not be perpendicular.
The shape of the circumference (contour) of the top surface of the step may be arbitrary, but may be a regular hexagon, for example.
The pitch when the top surface of the step is an island shape or a stripe shape may be arbitrarily designed. For example, it is preferable that the top surface of the step is a polygon inscribed in a circle having a diameter of 0.5 to 10 μm, or the width of the top surface and the bottom portion of the stripe shape are 0.5 to 10 μm.
The height difference between the top surface and the bottom of the step is preferably about 0.1 to 2 μm, and preferably 0.5 to 1 μm.

エピタキシャル成長基板は任意の基板を用いて良い。絶縁性基板を用いる場合は、特にサファイア、酸化亜鉛或いはスピネルを用いると良く、導電性基板を用いる場合は特にシリコンやSiCを用いる良い。これらは論文その他の報告が充実しており、公知の技術をそのまま採用でき、簡便である。   Any substrate may be used as the epitaxial growth substrate. In the case of using an insulating substrate, sapphire, zinc oxide, or spinel is particularly preferable. In the case of using a conductive substrate, silicon or SiC is particularly preferable. These are rich in papers and other reports, can be used as they are, and are simple.

本願発明は、III族窒化物系化合物半導体の製造方法において、エピタキシャル成長基板が凹凸を有していること、及びバッファ層を介してドナーを添加したIII族窒化物系化合物半導体を縦方向成長により形成することを規定するものであり、その他の条件については一切限定されないものである。
更には当該ドナーを添加したIII族窒化物系化合物半導体上部に任意の素子、特に発光素子を形成する際の、製造条件、層構成、或いは電極構成その他の追加構成は一切限定されないものである。
例えば、発光素子を形成する際、発光層又は活性層は単層、単一量子井戸構造(SQW)、多重量子井戸構造(MQW)その他任意の構成が採用できる。例えば発光層又は活性層のp側及び/又はn側にクラッド層を設ける場合、それらのクラッド層の一方や両方を多重層で構成しても良い。レーザにおいては、ガイド層、或いは電流狭窄構造を設けたり、任意の表面又は内部に絶縁層を設けても良い。更には、静電耐圧改善のための層を設けても良い。
例えばサファイア基板のような絶縁性基板に発光素子を形成する場合、いわゆるフェイスアップ、フリップチップのいずれの構成としても良い。当然、各電極として、透光性電極や高反射性電極を任意の場所に採用できる。
The present invention relates to a method for producing a group III nitride compound semiconductor, in which an epitaxial growth substrate has irregularities, and a group III nitride compound semiconductor to which a donor is added via a buffer layer is formed by vertical growth. The other conditions are not limited at all.
Furthermore, the manufacturing conditions, the layer configuration, the electrode configuration, and other additional configurations when forming an arbitrary device, particularly a light emitting device, on the group III nitride compound semiconductor to which the donor is added are not limited at all.
For example, when forming a light emitting element, a single layer, a single quantum well structure (SQW), a multiple quantum well structure (MQW), or any other configuration can be adopted for the light emitting layer or the active layer. For example, when a clad layer is provided on the p side and / or n side of the light emitting layer or the active layer, one or both of the clad layers may be composed of multiple layers. In the laser, a guide layer or a current confinement structure may be provided, or an insulating layer may be provided on an arbitrary surface or inside. Furthermore, a layer for improving electrostatic withstand voltage may be provided.
For example, when a light emitting element is formed on an insulating substrate such as a sapphire substrate, a so-called face up or flip chip configuration may be used. Naturally, as each electrode, a translucent electrode or a highly reflective electrode can be adopted at any place.

まず、本発明の効果を示すデータを得るため、次のようにIII族窒化物系化合物半導体を形成した。
エピタキシャル成長側の面に光取り出しのための凹凸を設けたサファイア基板10を1160℃以上で水素雰囲気下、ベーキングした。尚、凹凸は直径約2μmの円に内接する正六角形を約2μmのピッチで点在させた凸部と、段差の底部(凹部)とし、エッチングにより凹部を形成したものである。段差の側面は垂直ではなく、凸部上面の面積が狭くなる方向に約80度の傾斜を有する。凹凸の工程差は約0.8μmとした。
次に基板温度を400℃まで下げ、AlNバッファ層を約15nm成長させた。AlNバッファ層は、凸部の上面と段差の底部(凹部)の面の他、段差の側面にも形成された。
次に基板温度を1050〜1150℃まで上げ、キャリアガスとしてH2を36L/分、アンモニア(NH3)を15L/分、トリメチルガリウム(TMG)を5×10-4モル/分、H2ガスにより1.4ppmに希釈されたシラン(SiH4)を60分間供給し、埋め込みn−GaN:Si層11を成長させた。埋め込みn−GaN:Si層11は、段差の底部(凹部)から約4μmの厚さに形成した。
First, in order to obtain data showing the effect of the present invention, a group III nitride compound semiconductor was formed as follows.
The sapphire substrate 10 provided with unevenness for light extraction on the surface on the epitaxial growth side was baked at 1160 ° C. or higher in a hydrogen atmosphere. The concaves and convexes are formed by forming a regular hexagon inscribed in a circle having a diameter of about 2 μm with a convex part interspersed at a pitch of about 2 μm and a bottom part (concave part) of the step, and forming a concave part by etching. The side surface of the step is not vertical but has an inclination of about 80 degrees in the direction in which the area of the upper surface of the convex portion becomes narrower. The process difference of the unevenness was about 0.8 μm.
Next, the substrate temperature was lowered to 400 ° C., and an AlN buffer layer was grown by about 15 nm. The AlN buffer layer was formed not only on the top surface of the convex portion and the bottom surface (concave portion) of the step, but also on the side surface of the step.
Next, the substrate temperature is increased to 1050 to 1150 ° C., and H 2 as carrier gas is 36 L / min, ammonia (NH 3 ) is 15 L / min, trimethylgallium (TMG) is 5 × 10 −4 mol / min, H 2 gas. Silane (SiH 4 ) diluted to 1.4 ppm by the above was supplied for 60 minutes, and the buried n-GaN: Si layer 11 was grown. The embedded n-GaN: Si layer 11 was formed to a thickness of about 4 μm from the bottom (recessed portion) of the step.

上記n−GaN:Si層11を形成する際にシランの供給量を変化させることにより、シリコンの添加量を変化させたn−GaN:Si層11を次のように形成した。
実施例1−1:シリコンの添加量5×1017/cm3
実施例1−2:シリコンの添加量3×1018/cm3
実施例1−3:シリコンの添加量5×1018/cm3
比較例1−1:シリコンの添加量1×1019/cm3
比較例1−2:シリコンを添加しなかったもの(i−GaN層21)。
更に、比較例1−3として、凹凸を設けないサファイア基板20に、バッファ層を介して、シリコンを添加しないGaN層(i−GaN層22)を4μm形成したものを用意した。
By changing the supply amount of silane when forming the n-GaN: Si layer 11, the n-GaN: Si layer 11 in which the addition amount of silicon was changed was formed as follows.
Example 1-1: Addition amount of silicon 5 × 10 17 / cm 3 .
Example 1-2: Addition amount of silicon 3 × 10 18 / cm 3
Example 1-3: Addition amount of silicon 5 × 10 18 / cm 3 .
Comparative Example 1-1: Addition amount of silicon 1 × 10 19 / cm 3 .
Comparative Example 1-2: No silicon was added (i-GaN layer 21).
Furthermore, as Comparative Example 1-3, a sapphire substrate 20 not provided with unevenness was prepared by forming a GaN layer (i-GaN layer 22) to which silicon was not added with a thickness of 4 μm through a buffer layer.

次に、上記実施例1−1〜3、比較例1−1〜3のエピタキシャル膜表面に達した貫通転位の密度と分布を比較するため、エピタキシャル膜表面を塩化水素(HCl)ガスで処理し、貫通転位をピットに変換して比較した。結果は次の通りであった。
実施例1−1:シリコンの添加量5×1017/cm3の場合、下記に示す比較例1−3と同様に、ピットが多数形成されたが、密度は均一で、集中するようなことは無かった。
実施例1−2:シリコンの添加量3×1018/cm3の場合、下記に示す比較例1−3と同様に、ピットが多数形成されたが、密度は均一で、集中するようなことは無かった。
実施例1−3:シリコンの添加量5×1018/cm3の場合、下記に示す比較例1−3と同様に、ピットが多数形成されたが、密度は均一で、集中するようなことは無かった。
比較例1−1:シリコンの添加量1×1019/cm3の場合、HCl処理前において表面が白濁しており、結晶性の良い単結晶が得られなかった。
比較例1−2:シリコンを添加しない場合、基板の凸部の上方に転位が集中し、大きなピットとなった。大きなピットが形成されない部分には比較的にピットの密度が少なかった。
比較例1−3:凹凸を設けないサファイア基板に、シリコンを添加しないGaN層の場合、ピットが多数形成されたが、密度は均一で、集中するようなことは無かった。
Next, in order to compare the density and distribution of threading dislocations reaching the epitaxial film surfaces of Examples 1-1 to 1-3 and Comparative Examples 1-1 to 1-3, the epitaxial film surface was treated with hydrogen chloride (HCl) gas. The threading dislocations were converted into pits for comparison. The results were as follows.
Example 1-1: When the amount of silicon added was 5 × 10 17 / cm 3 , many pits were formed as in Comparative Example 1-3 shown below, but the density was uniform and concentrated. There was no.
Example 1-2: When the amount of silicon added was 3 × 10 18 / cm 3 , many pits were formed as in Comparative Example 1-3 shown below, but the density was uniform and concentrated. There was no.
Example 1-3: When the amount of silicon added was 5 × 10 18 / cm 3 , many pits were formed as in Comparative Example 1-3 shown below, but the density was uniform and concentrated. There was no.
Comparative Example 1-1: When the addition amount of silicon was 1 × 10 19 / cm 3 , the surface was clouded before the HCl treatment, and a single crystal with good crystallinity was not obtained.
Comparative Example 1-2: When silicon was not added, dislocations concentrated above the convex portions of the substrate, resulting in large pits. The portion where large pits were not formed had a relatively low pit density.
Comparative Example 1-3: In the case of a GaN layer without addition of silicon on a sapphire substrate without unevenness, a large number of pits were formed, but the density was uniform and did not concentrate.

図1に、塩化水素(HCl)ガス処理後のピット(図で黒い部分)の様子を3例示す。いずれも10μm四方の様子であって、図1.Aは、比較例1−3、図1.Bは比較例1−2、図1.Cは実施例1−2の結果を概念的に示すものである。尚、実施例1−1及び1−3も実施例1−2の図1.Cと同様のピットが形成された。   FIG. 1 shows three examples of pits (black portions in the figure) after hydrogen chloride (HCl) gas treatment. Both are 10 μm square, and FIG. A is Comparative Example 1-3, FIG. B is Comparative Example 1-2, FIG. C conceptually shows the result of Example 1-2. Examples 1-1 and 1-3 are also shown in FIG. A pit similar to C was formed.

また、比較例1−3、比較例1−2及び実施例1−2について、垂直断面の透過型電子顕微鏡(TEM)写真を撮影した。図2.Aは比較例1−3、図2.Bは比較例1−2、図2.Cは実施例1−2のTEM写真を概念的に示すものである。図2.Bの比較例1−2においては、成長開始部分にボイド(空隙)が見られ、且つ転位がサファイア基板10の凸部の上方に集中していた。これは、上記の塩化水素(HCl)ガス処理後のピットの様子と対応するものである。即ち、比較例1−2のシリコンを添加しない場合、i−GaN層21のエピタキシャル成長においては横方向成長が主となり、転位が屈曲して基板表面の凸部上方に集中したと考えられる。即ち、サファイア基板10の凸部の上方と凹部の上方とで、貫通転位の密度に有意の差が生じていた。
一方、図2.Cの本発明による実施例1−2においては、シリコンを適切に添加したため、n−GaN:Si層11のエピタキシャル成長においては縦方向成長が主となり、転位が屈曲せず、サファイア基板10表面の凹凸に関わらずウエハ全体で均一に形成されたと考えられる。これは、凹凸を有しないサファイア基板20表面にシリコンを添加しないi−GaN層22をエピタキシャル成長させた図2.Aの比較例1−3と同様の結果となった。
Moreover, the transmission electron microscope (TEM) photograph of the vertical cross section was image | photographed about Comparative Example 1-3, Comparative Example 1-2, and Example 1-2. FIG. A is Comparative Example 1-3, FIG. B is Comparative Example 1-2, FIG. C conceptually shows the TEM photograph of Example 1-2. FIG. In Comparative Example 1-2 of B, voids (voids) were observed at the growth start portion, and dislocations were concentrated above the convex portions of the sapphire substrate 10. This corresponds to the state of the pit after the hydrogen chloride (HCl) gas treatment. That is, when the silicon of Comparative Example 1-2 is not added, it is considered that the lateral growth is the main in the epitaxial growth of the i-GaN layer 21, and the dislocations are bent and concentrated above the convex portion of the substrate surface. That is, there was a significant difference in the density of threading dislocations above the convex portion and the concave portion of the sapphire substrate 10.
On the other hand, FIG. In Example 1-2 according to the present invention of C, since silicon was appropriately added, in the epitaxial growth of the n-GaN: Si layer 11, the vertical growth was the main, dislocations were not bent, and the surface of the sapphire substrate 10 was uneven. Regardless, it is considered that the wafer was uniformly formed on the entire wafer. This is because the i-GaN layer 22 not added with silicon is epitaxially grown on the surface of the sapphire substrate 20 having no irregularities. The same results as in Comparative Example 1-3 of A were obtained.

上記実施例及び比較例の検討から、ドナーの添加量は1×1017/cm3以上1×1019/cm3未満、好ましくは1×1018/cm3以上8×1018/cm3以下が好ましいことが分かる。 From the examination of the above Examples and Comparative Examples, the amount of donor added is 1 × 10 17 / cm 3 or more and less than 1 × 10 19 / cm 3 , preferably 1 × 10 18 / cm 3 or more and 8 × 10 18 / cm 3 or less. It turns out that is preferable.

上記実施例1−2で形成した、凹凸を有するサファイア基板10上にn−GaN:Si層11をnコンタクト層とし、発光波長が465nmである青色発光ダイオードを形成した(実施例2)。
同様に、上記比較例1−2で形成した、凹凸を有するサファイア基板10上のi−GaN層21の上にn−GaN:Siコンタクト層11’を形成し、やはり発光波長が465nmである青色発光ダイオードを形成した(比較例2)。この際、実施例2のnコンタクト層11の厚さと、比較例2のi−GaN層21とn−GaN:Siコンタクト層11’の2層の厚さの合計とを等しくし、且つそれらの上に形成する発光素子の構成を全く同一とした。これを図3に示す。図3.Aが実施例2に係る青色発光ダイオード100の構成の概略を示す断面図であり、図3.Bが比較例2に係る青色発光ダイオード900の構成の概略を示す断面図である。
A blue light emitting diode having an emission wavelength of 465 nm was formed on the sapphire substrate 10 having irregularities formed in Example 1-2, using the n-GaN: Si layer 11 as an n contact layer (Example 2).
Similarly, an n-GaN: Si contact layer 11 ′ is formed on the i-GaN layer 21 on the uneven sapphire substrate 10 formed in Comparative Example 1-2, and the blue light emission wavelength is also 465 nm. A light emitting diode was formed (Comparative Example 2). At this time, the thickness of the n-contact layer 11 of Example 2 is made equal to the total thickness of the two layers of the i-GaN layer 21 and the n-GaN: Si contact layer 11 ′ of Comparative Example 2, and The structure of the light emitting element formed above was made completely the same. This is shown in FIG. FIG. 2. A is sectional drawing which shows the outline of a structure of the blue light emitting diode 100 which concerns on Example 2, FIG. B is a cross-sectional view schematically illustrating a configuration of a blue light emitting diode 900 according to Comparative Example 2. FIG.

実施例2及び比較例2に係る青色発光ダイオードの特性を測定した。これを図4に示す。
図4.Aは実施例2及び比較例2に係る各青色発光ダイオードに、20mA通電した場合の明るさを比較したグラフ図である。実施例2の青色発光ダイオードは、比較例2の青色発光ダイオードに対し、明るさが約13%向上した。
図4.Bは実施例2及び比較例2に係る各青色発光ダイオードに、20mA通電した場合の発光スペクトルの、最大輝度の1/2の輝度となる波長幅(半値全幅)を比較したグラフ図である。実施例2の青色発光ダイオードは、比較例2の青色発光ダイオードに対し、波長スペクトルの半値全幅が約7%減少し、色純度が向上した。
図4.Cは、実施例2及び比較例2に係る各青色発光ダイオードの静電耐圧特性として、ウエハ1枚分から得られたダイオードの、逆バイアス5V印加した場合に2μA以上の逆電流が流れたダイオードの割合(故障割合)を比較したグラフ図である。実施例2の青色発光ダイオードの故障割合は11%であり、比較例2の青色発光ダイオードの故障割合39%に対し、大幅に改善が見られた。
The characteristics of the blue light emitting diodes according to Example 2 and Comparative Example 2 were measured. This is shown in FIG.
FIG. A is a graph comparing the brightness when 20 mA is applied to each blue light emitting diode according to Example 2 and Comparative Example 2. FIG. The brightness of the blue light emitting diode of Example 2 was improved by about 13% compared to the blue light emitting diode of Comparative Example 2.
FIG. B is a graph comparing the wavelength width (full width at half maximum) of the emission spectrum when 20 mA is applied to each blue light emitting diode according to Example 2 and Comparative Example 2, which is half the maximum luminance. In the blue light emitting diode of Example 2, the full width at half maximum of the wavelength spectrum was reduced by about 7% compared to the blue light emitting diode of Comparative Example 2, and the color purity was improved.
FIG. C is an electrostatic withstand voltage characteristic of each blue light emitting diode according to Example 2 and Comparative Example 2, and is a diode obtained from one wafer and having a reverse current of 2 μA or more when a reverse bias of 5 V is applied. It is the graph which compared the ratio (failure ratio). The failure rate of the blue light emitting diode of Example 2 was 11%, which was a significant improvement over the failure rate of 39% of the blue light emitting diode of Comparative Example 2.

実施例及び比較例に係るIII族窒化物系化合物半導体表面をHCl処理した後の表面のピットを3例示す概念図。The conceptual diagram which shows three examples of the surface pits after processing the group III nitride compound semiconductor surface which concerns on an Example and a comparative example with HCl. 実施例及び比較例に係るIII族窒化物系化合物半導体のTEM写真を3例示す概念図。The conceptual diagram which shows three examples of the TEM photograph of the group III nitride compound semiconductor which concerns on an Example and a comparative example. 実施例2及び比較例2に係る青色発光ダイオードの構成の概略を示す断面図。Sectional drawing which shows the outline of a structure of the blue light emitting diode which concerns on Example 2 and Comparative Example 2. FIG. 実施例2及び比較例2に係る青色発光ダイオードの特性を示すグラフ図。The graph which shows the characteristic of the blue light emitting diode which concerns on Example 2 and Comparative Example 2. FIG.

符号の説明Explanation of symbols

10:凹凸を有するエピタキシャル成長基板
11:ドナーの添加されたIII族窒化物系化合物半導体層(n−GaN:Si層)
21:不純物無添加のIII族窒化物系化合物半導体層(i−GaN層)
10: Epitaxially grown epitaxial substrate having irregularities 11: Group III nitride compound semiconductor layer (n-GaN: Si layer) with added donor
21: Group III nitride compound semiconductor layer without addition of impurities (i-GaN layer)

Claims (9)

凹凸が形成された基板表面に、
バッファ層を介して、
III族窒化物系化合物半導体を、1×1017/cm3以上1×1019/cm3未満のドナーを添加しながら、転位が厚さ方向にまっすぐ延びる縦方向エピタキシャル成長により形成することを特徴とするIII族窒化物系化合物半導体の製造方法。
On the substrate surface on which the irregularities are formed,
Through the buffer layer,
A group III nitride compound semiconductor is formed by longitudinal epitaxial growth in which dislocations extend straight in the thickness direction while adding a donor of 1 × 10 17 / cm 3 or more and less than 1 × 10 19 / cm 3. A method for producing a group III nitride compound semiconductor.
前記ドナーはシリコン(Si)であることを特徴とする請求項1に記載のIII族窒化物系化合物半導体の製造方法。 The method for producing a group III nitride compound semiconductor according to claim 1, wherein the donor is silicon (Si). シリコン(Si)の添加量は1×1018/cm3以上8×1018/cm3以下であることを特徴とする請求項2に記載のIII族窒化物系化合物半導体の製造方法。 3. The method for producing a group III nitride compound semiconductor according to claim 2, wherein the amount of silicon (Si) added is 1 × 10 18 / cm 3 or more and 8 × 10 18 / cm 3 or less. 前記III族窒化物系化合物半導体は窒化ガリウム(GaN)であることを特徴とする請求項1乃至請求項3のいずれか1項に記載のIII族窒化物系化合物半導体の製造方法。 The method for producing a group III nitride compound semiconductor according to any one of claims 1 to 3, wherein the group III nitride compound semiconductor is gallium nitride (GaN). 前記基板が絶縁性基板であることを特徴とする請求項1乃至請求項4のいずれか1項に記載のIII族窒化物系化合物半導体の製造方法。 The method for producing a group III nitride compound semiconductor according to any one of claims 1 to 4, wherein the substrate is an insulating substrate. エッチングにより凹部を形成することにより、前記基板に形成される前記凹凸が形成されることを特徴とする請求項1乃至請求項5のいずれか1項に記載のIII族窒化物系化合物半導体の製造方法。 The group III nitride compound semiconductor manufacturing method according to any one of claims 1 to 5, wherein the concave and convex portions formed on the substrate are formed by forming a concave portion by etching. Method. 表面に凹凸が形成された基板と、
バッファ層と、
1×1017/cm3以上1×1019/cm3未満のドナーが添加され、転位が厚さ方向にまっすぐ延びているIII族窒化物系化合物半導体層とを有することを特徴とするIII族窒化物系化合物半導体発光素子。
A substrate with irregularities formed on the surface;
A buffer layer,
A group III comprising a group III nitride compound semiconductor layer to which a donor of 1 × 10 17 / cm 3 or more and less than 1 × 10 19 / cm 3 is added and dislocations extend straight in the thickness direction Nitride compound semiconductor light emitting device.
前記III族窒化物系化合物半導体層と、前記バッファ層又は前記基板との境界にボイドを有しないことを特徴とする請求項7に記載のIII族窒化物系化合物半導体発光素子。 8. The group III nitride compound semiconductor light-emitting element according to claim 7, wherein no void is formed at a boundary between the group III nitride compound semiconductor layer and the buffer layer or the substrate. 前記III族窒化物系化合物半導体層は、前記基板の表面の凹部の上方と凸部の上方において、貫通転位密度に有意の差が無いことを特徴とする請求項7又は請求項8に記載のIII族窒化物系化合物半導体発光素子。 9. The group III nitride compound semiconductor layer according to claim 7, wherein there is no significant difference in threading dislocation density between the upper portion of the concave portion and the upper portion of the surface of the substrate. Group III nitride compound semiconductor light emitting device.
JP2007213703A 2007-08-20 2007-08-20 Group III nitride compound semiconductor manufacturing method and light emitting device Active JP5082672B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2007213703A JP5082672B2 (en) 2007-08-20 2007-08-20 Group III nitride compound semiconductor manufacturing method and light emitting device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2007213703A JP5082672B2 (en) 2007-08-20 2007-08-20 Group III nitride compound semiconductor manufacturing method and light emitting device

Publications (2)

Publication Number Publication Date
JP2009049179A true JP2009049179A (en) 2009-03-05
JP5082672B2 JP5082672B2 (en) 2012-11-28

Family

ID=40501135

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2007213703A Active JP5082672B2 (en) 2007-08-20 2007-08-20 Group III nitride compound semiconductor manufacturing method and light emitting device

Country Status (1)

Country Link
JP (1) JP5082672B2 (en)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI419368B (en) * 2009-03-30 2013-12-11 Toyoda Gosei Kk Group iii nitride compound semiconductor light emitting element and manufacturing method thereof
JP2014078683A (en) * 2012-09-20 2014-05-01 Toyoda Gosei Co Ltd Group iii nitride-based compound semiconductor light-emitting element, manufacturing method of the same and semiconductor light-emitting device
US8829544B2 (en) 2011-05-24 2014-09-09 Kabushiki Kaisha Toshiba Semiconductor light emitting device, nitride semiconductor layer, and method for forming nitride semiconductor layer
US9147804B2 (en) 2012-02-28 2015-09-29 Panasonic Intellectual Property Management Co., Ltd. Nitride semiconductor light-emitting element and light source including the nitride semiconductor light-emitting element
US9299561B2 (en) 2013-06-14 2016-03-29 Samsung Electronics Co., Ltd. Method for fabricating nitride semiconductor thin film and method for fabricating nitride semiconductor device using the same
WO2016076639A1 (en) * 2014-11-12 2016-05-19 서울바이오시스 주식회사 Light emitting device and manufacturing method therefor

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002313739A (en) * 2001-04-17 2002-10-25 Nichia Chem Ind Ltd Nitride semiconductor substrate and its growth method
JP2002329665A (en) * 2001-04-27 2002-11-15 Nichia Chem Ind Ltd Method for manufacturing unit substrate composed of nitride semiconductor
JP2005101566A (en) * 2003-08-19 2005-04-14 Nichia Chem Ind Ltd Semiconductor device, light emitting device and method for manufacturing its substrate
JP2006052102A (en) * 2004-08-10 2006-02-23 Hitachi Cable Ltd Group iii-v nitride-based semiconductor substrate, its manufacturing method, and group iii-v nitride-based semiconductor
JP2006114829A (en) * 2004-10-18 2006-04-27 Rohm Co Ltd Semiconductor device, its manufacturing method and substrate therefor
JP2007110159A (en) * 2000-09-18 2007-04-26 Mitsubishi Cable Ind Ltd Semiconductor base material

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007110159A (en) * 2000-09-18 2007-04-26 Mitsubishi Cable Ind Ltd Semiconductor base material
JP2002313739A (en) * 2001-04-17 2002-10-25 Nichia Chem Ind Ltd Nitride semiconductor substrate and its growth method
JP2002329665A (en) * 2001-04-27 2002-11-15 Nichia Chem Ind Ltd Method for manufacturing unit substrate composed of nitride semiconductor
JP2005101566A (en) * 2003-08-19 2005-04-14 Nichia Chem Ind Ltd Semiconductor device, light emitting device and method for manufacturing its substrate
JP2006052102A (en) * 2004-08-10 2006-02-23 Hitachi Cable Ltd Group iii-v nitride-based semiconductor substrate, its manufacturing method, and group iii-v nitride-based semiconductor
JP2006114829A (en) * 2004-10-18 2006-04-27 Rohm Co Ltd Semiconductor device, its manufacturing method and substrate therefor

Cited By (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI419368B (en) * 2009-03-30 2013-12-11 Toyoda Gosei Kk Group iii nitride compound semiconductor light emitting element and manufacturing method thereof
US8829544B2 (en) 2011-05-24 2014-09-09 Kabushiki Kaisha Toshiba Semiconductor light emitting device, nitride semiconductor layer, and method for forming nitride semiconductor layer
US9190559B2 (en) 2011-05-24 2015-11-17 Kabushiki Kaisha Toshiba Semiconductor light emitting device, nitride semiconductor layer, and method for forming nitride semiconductor layer
US9601662B2 (en) 2011-05-24 2017-03-21 Kabushiki Kaisha Toshiba Semiconductor light emitting device, nitride semiconductor layer, and method for forming nitride semiconductor layer
US9147804B2 (en) 2012-02-28 2015-09-29 Panasonic Intellectual Property Management Co., Ltd. Nitride semiconductor light-emitting element and light source including the nitride semiconductor light-emitting element
JP2014078683A (en) * 2012-09-20 2014-05-01 Toyoda Gosei Co Ltd Group iii nitride-based compound semiconductor light-emitting element, manufacturing method of the same and semiconductor light-emitting device
US9444009B2 (en) 2012-09-20 2016-09-13 Toyoda Gosei Co., Ltd. Group-III nitride compound semiconductor light emitting element, manufacturing method therefor and semiconductor light emitting device
US9299561B2 (en) 2013-06-14 2016-03-29 Samsung Electronics Co., Ltd. Method for fabricating nitride semiconductor thin film and method for fabricating nitride semiconductor device using the same
WO2016076639A1 (en) * 2014-11-12 2016-05-19 서울바이오시스 주식회사 Light emitting device and manufacturing method therefor
KR20160056525A (en) * 2014-11-12 2016-05-20 서울바이오시스 주식회사 Light emitting device and method of making the same
US10361339B2 (en) 2014-11-12 2019-07-23 Seoul Viosys Co., Ltd. Light emitting device and manufacturing method therefor
KR102284535B1 (en) * 2014-11-12 2021-08-02 서울바이오시스 주식회사 Light emitting device and method of making the same

Also Published As

Publication number Publication date
JP5082672B2 (en) 2012-11-28

Similar Documents

Publication Publication Date Title
JP5130433B2 (en) Nitride semiconductor light emitting device and manufacturing method thereof
JP6306200B2 (en) Nitride semiconductor light emitting device
JP5050574B2 (en) Group III nitride semiconductor light emitting device
TWI493753B (en) Nitride semiconductor light emitting device and manufacturing method thereof
US8765509B2 (en) Method for producing group III nitride semiconductor light-emitting device
JP2017050439A (en) Uv light-emitting device and method for manufacturing the same
KR20100093872A (en) Nitride semiconductor light emitting device and manufacturing method thereof
TWI623112B (en) Nitride semiconductor light-emitting element
US8476615B2 (en) GaN-based semiconductor light emitting device and the method for making the same
JP4962130B2 (en) GaN-based semiconductor light emitting diode manufacturing method
JP6227134B2 (en) Nitride semiconductor light emitting device
JP5082672B2 (en) Group III nitride compound semiconductor manufacturing method and light emitting device
JPWO2014061692A1 (en) Nitride semiconductor light emitting device
JP2006339427A (en) Method for producing epitaxial wafer for nitride semiconductor light-emitting diode, epitaxial wafer for the nitride semiconductor light-emitting diode, and the nitride semiconductor light-emitting diode
JP2016063176A (en) Semiconductor light emitting element
JP2007036174A (en) Gallium nitride-based light emitting diode
JP6181661B2 (en) Nitride semiconductor light emitting device
US20120241753A1 (en) Semiconductor device and method for manufacturing same
US20130146839A1 (en) Group iii nitride semiconductor light-emitting device
JPH11354843A (en) Fabrication of group iii nitride quantum dot structure and use thereof
JP6124740B2 (en) Nitride semiconductor light emitting device manufacturing method, nitride semiconductor light emitting device, and base substrate for nitride semiconductor light emitting device
JP5434872B2 (en) Group III nitride semiconductor light emitting device manufacturing method
TWI545798B (en) Nitride semiconductor light emitting device and manufacturing method thereof
KR100771792B1 (en) Nitride semiconductor light emitting device and manufacturing method of the same
JP2008227103A (en) GaN-BASED SEMICONDUCTOR LIGHT EMITTING ELEMENT

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20090924

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20111130

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20111220

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20120217

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20120807

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20120820

R150 Certificate of patent or registration of utility model

Ref document number: 5082672

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20150914

Year of fee payment: 3