JP2008228196A - Communication equipment - Google Patents

Communication equipment Download PDF

Info

Publication number
JP2008228196A
JP2008228196A JP2007067123A JP2007067123A JP2008228196A JP 2008228196 A JP2008228196 A JP 2008228196A JP 2007067123 A JP2007067123 A JP 2007067123A JP 2007067123 A JP2007067123 A JP 2007067123A JP 2008228196 A JP2008228196 A JP 2008228196A
Authority
JP
Japan
Prior art keywords
transmission
path
signal
switching
reception
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2007067123A
Other languages
Japanese (ja)
Other versions
JP4893394B2 (en
Inventor
Morio Nakamura
守雄 中村
Kazunari Maeda
一成 前田
Hiroshi Kyomen
公士 京面
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Electric Works Co Ltd
Original Assignee
Matsushita Electric Works Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Works Ltd filed Critical Matsushita Electric Works Ltd
Priority to JP2007067123A priority Critical patent/JP4893394B2/en
Publication of JP2008228196A publication Critical patent/JP2008228196A/en
Application granted granted Critical
Publication of JP4893394B2 publication Critical patent/JP4893394B2/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Digital Transmission Methods That Use Modulated Carrier Waves (AREA)

Abstract

<P>PROBLEM TO BE SOLVED: To achieve miniaturization and low power consumption by reducing a circuit scale. <P>SOLUTION: A first switching part 7 and a second switching part 8 are controlled based on a switching signal outputted from a control part 9, and a path (reception path) comprising a transmission path Ls, a first switching part 7, a filter circuit 3, an amplifier 6, a second switching part 8, an A-D conversion part 4, a demodulation part 5 in this order and a path (transmission path) comprising a modulation part 1, a D-A conversion part 2, the first switching part 7, the filter circuit 3, the amplifier 6, the second switching part 8, and the transmission path Ls in this order are selectively switched and formed. One filter circuit 3 is shared by the transmission path and the reception path so that it is possible to miniaturize communication equipment by reducing a circuit scale in comparison with the case that exclusive filter circuits are installed on the transmission path and the reception path, respectively, in a conventional example, and it is only necessary to install one filter circuit 3 so that it is possible to achieve lower power consumption in comparison with a conventional manner. <P>COPYRIGHT: (C)2008,JPO&INPIT

Description

本発明は、ディジタル変調方式の通信装置に関するものである。   The present invention relates to a digital modulation communication apparatus.

従来、ディジタル変調方式の通信装置が種々提供されている(例えば、特許文献1参照)。図7はディジタル変調方式の通信装置の従来構成を示している。信号処理部30でディジタル変調された伝送信号がD/A変換部31でディジタル−アナログ変換され、フィルタ回路32を介して送信側増幅器33で所望の信号レベルまで増幅された後に伝送路Lsに送信される。また、伝送路Lsから受信した伝送信号は、フィルタ回路34を介して受信側増幅器35で増幅された後にA/D変換部36でアナログ−ディジタル変換され、信号処理部30でディジタル復調される。   Conventionally, various digital modulation communication devices have been provided (see, for example, Patent Document 1). FIG. 7 shows a conventional configuration of a digital modulation communication apparatus. The transmission signal digitally modulated by the signal processing unit 30 is digital-analog converted by the D / A conversion unit 31, amplified to a desired signal level by the transmission side amplifier 33 via the filter circuit 32, and then transmitted to the transmission line Ls. Is done. The transmission signal received from the transmission line Ls is amplified by the reception side amplifier 35 through the filter circuit 34, then analog-to-digital converted by the A / D conversion unit 36, and digitally demodulated by the signal processing unit 30.

一般にディジタル−アナログ変換された信号は高帯域側に折り返し雑音(エイリアス)を含んでいるため、D/A変換部31の後段に低域通過特性を有するフィルタ回路32を設けることで不要な高周波数成分を除去している。同様に、受信系のアナログ−ディジタル変換においても折り返し雑音による影響を抑制するため、A/D変換部36の前段に低域通過特性を有するフィルタ回路34を設けることで不要な高周波数成分を除去している。なお、かかるフィルタ回路32,34においては、不要な高周波数成分との干渉を避けるために急峻なフィルタ特性が必要となる。
特開2004−56275号公報
In general, since a digital-analog converted signal includes aliasing noise (alias) on the high band side, an unnecessary high frequency is provided by providing a filter circuit 32 having a low-pass characteristic at the subsequent stage of the D / A converter 31. Ingredients are removed. Similarly, in order to suppress the influence of aliasing noise in the analog-to-digital conversion of the receiving system, an unnecessary high frequency component is removed by providing a filter circuit 34 having a low-pass characteristic before the A / D converter 36. is doing. The filter circuits 32 and 34 require steep filter characteristics in order to avoid interference with unnecessary high frequency components.
JP 2004-56275 A

しかしながら、急峻なフィルタ特性を実現するためには高次のフィルタが必要となり、かかる高次のフィルタをパッシブ型のフィルタ構成で実現しようとすると回路素子(抵抗、インダクタ、コンデンサなど)の個数が多くなり、特にインダクタの影響で実装面積も増大してしまう。一方、アクティブ型のフィルタ構成で実現する場合、パッシブ型に比べて回路規模が増大するとともに消費電力も増大することになる。従って、ディジタル変調方式の通信装置においては、フィルタ回路の小型化が重要な課題となっている。   However, in order to realize steep filter characteristics, a high-order filter is required, and if such a high-order filter is to be realized with a passive filter configuration, the number of circuit elements (resistors, inductors, capacitors, etc.) is large. In particular, the mounting area also increases due to the influence of the inductor. On the other hand, when an active filter configuration is used, the circuit scale and power consumption increase as compared with the passive type. Therefore, in the digital modulation type communication apparatus, downsizing of the filter circuit is an important issue.

本発明は上記事情に鑑みて為されたものであり、その目的は、回路規模の減少による小型化並びに低消費電力化が図れる通信装置を提供することにある。   The present invention has been made in view of the above circumstances, and an object of the present invention is to provide a communication apparatus that can be reduced in size and power consumption due to a reduction in circuit scale.

請求項1の発明は、上記目的を達成するために、送信データをディジタル変調する変調部と、変調部で変調されたディジタルの送信信号をアナログの送信信号に変換するD/A変換部と、アナログ信号に含まれる高周波数成分を除去するフィルタ回路と、伝送路を介して受信するアナログの受信信号をディジタルの受信信号に変換するA/D変換部と、A/D変換部で変換されたディジタルの受信信号から受信データを復調する復調部と、D/A変換部からフィルタ回路を介してアナログの送信信号を伝送路に送信する送信経路と伝送路から受信するアナログの受信信号をフィルタ回路を介してA/D変換部に入力する受信経路とを択一的に切り換える送受信経路切換手段とを備えたことを特徴とする。   In order to achieve the above object, a first aspect of the present invention provides a modulation unit that digitally modulates transmission data, a D / A conversion unit that converts a digital transmission signal modulated by the modulation unit into an analog transmission signal, Filter circuit for removing high frequency components contained in analog signal, A / D converter for converting analog received signal received through transmission path to digital received signal, and converted by A / D converter A demodulator that demodulates received data from a digital received signal, a transmission path that transmits an analog transmission signal from a D / A converter to a transmission path via a filter circuit, and a filter circuit that receives an analog reception signal from the transmission path And a transmission / reception path switching means for selectively switching the reception path to be input to the A / D conversion unit via the A / D converter.

請求項2の発明は、請求項1の発明において、送受信経路切換手段は、送信経路におけるフィルタ回路の入力側並びに出力側に設けられた一対のアンプと、受信経路におけるフィルタ回路の入力側並びに出力側に設けられた一対のアンプとを有し、これら各一対のアンプの動作をオン・オフ制御することで送信経路と受信経路を択一的に切り換えることを特徴とする。   According to a second aspect of the present invention, in the first aspect of the invention, the transmission / reception path switching means includes a pair of amplifiers provided on the input side and output side of the filter circuit in the transmission path, and the input side and output of the filter circuit in the reception path. And a pair of amplifiers provided on the side, and the transmission path and the reception path are selectively switched by ON / OFF control of the operation of each pair of amplifiers.

請求項3の発明は、請求項1又は2の発明において、送受信経路切換手段は、送信経路又は受信経路の経路に応じた利得でフィルタ回路から出力されるアナログ信号を増幅する可変利得型の増幅器を有することを特徴とする。   According to a third aspect of the present invention, in the first or second aspect of the invention, the transmission / reception path switching means amplifies the analog signal output from the filter circuit with a gain corresponding to the transmission path or the reception path. It is characterized by having.

請求項4の発明は、請求項3の発明において、送受信経路切換手段は、受信経路に切り換えているときは受信信号の信号レベルに応じた利得を前記増幅器に設定し、送信経路に切り換えているときは所定の利得を前記増幅器に設定することを特徴とする。   According to a fourth aspect of the present invention, in the third aspect of the invention, when the transmission / reception path switching means is switched to the reception path, the gain corresponding to the signal level of the reception signal is set in the amplifier to switch to the transmission path. In some cases, a predetermined gain is set in the amplifier.

請求項5の発明は、請求項1〜4の何れか1項の発明において、送受信経路切換手段は、フィルタ回路の出力端からA/D変換部に至る経路を常時形成することを特徴とする。   The invention according to claim 5 is the invention according to any one of claims 1 to 4, wherein the transmission / reception path switching means always forms a path from the output end of the filter circuit to the A / D converter. .

請求項6の発明は、請求項1〜5の何れか1項の発明において、送受信経路切換手段は、送信経路と受信経路を切り換える際に何れの経路も形成されない状態を経由して送信経路又は受信経路に切り換えることを特徴とする。   A sixth aspect of the present invention provides the transmission / reception path switching means according to any one of the first to fifth aspects, wherein the transmission / reception path switching means switches between the transmission path and the reception path via a state in which no path is formed. It is characterized by switching to a reception path.

請求項1の発明によれば、一つのフィルタ回路を送信経路と受信経路で共用しているので、従来例のように送信経路と受信経路に各々専用のフィルタ回路を設ける場合と比較して、回路規模の減少による小型化並びに低消費電力化が図れる。   According to the invention of claim 1, since one filter circuit is shared by the transmission path and the reception path, as compared with the case where a dedicated filter circuit is provided for each of the transmission path and the reception path as in the conventional example, Miniaturization and low power consumption can be achieved by reducing the circuit scale.

請求項2の発明によれば、送信経路と受信経路をスイッチで切り換える場合に比較して切換に伴う信号の減衰を減少させることができる。   According to the second aspect of the present invention, signal attenuation accompanying switching can be reduced as compared with the case where the transmission path and the reception path are switched by a switch.

請求項3の発明によれば、送信信号を増幅する増幅器と受信信号を増幅する増幅器を一つの増幅器で兼用することができて回路規模がさらに減少できる。   According to the invention of claim 3, the amplifier for amplifying the transmission signal and the amplifier for amplifying the reception signal can be shared by one amplifier, and the circuit scale can be further reduced.

請求項4の発明によれば、受信感度の向上が図れる。   According to the invention of claim 4, the reception sensitivity can be improved.

請求項5の発明によれば、経路の切換に伴って復調部に入力するノイズを低減することができる。   According to the fifth aspect of the present invention, it is possible to reduce noise input to the demodulator as the path is switched.

請求項6の発明によれば、送信経路と受信経路が短絡して閉ループが形成されるのを防ぎ、安定した通信が可能となる。   According to the sixth aspect of the present invention, it is possible to prevent the transmission path and the reception path from being short-circuited to form a closed loop, thereby enabling stable communication.

以下、図面を参照して本発明の実施形態を詳細に説明する。但し、以下に説明する各実施形態では、TDMA(時分割多重接続)方式を採用した通信システムに用いられる通信装置について例示するが、例えば、CSMA(キャリア検知接続)方式を採用した通信システムに用いられる通信装置にも本発明の技術思想を適用することは可能である。   Hereinafter, embodiments of the present invention will be described in detail with reference to the drawings. However, in each embodiment described below, a communication apparatus used in a communication system adopting a TDMA (Time Division Multiple Access) system is illustrated, but for example, used in a communication system adopting a CSMA (Carrier Detection Connection) system. It is possible to apply the technical idea of the present invention to a communication apparatus.

(実施形態1)
本実施形態の通信装置は、図1(a)に示すように送信データをディジタル変調する変調部1と、変調部1で変調されたディジタルの送信信号をアナログの送信信号に変換するD/A変換部2と、アナログ信号に含まれる高周波数成分を除去するフィルタ回路3と、伝送路Lsを介して受信するアナログの受信信号をディジタルの受信信号に変換するA/D変換部4と、A/D変換部4で変換されたディジタルの受信信号から受信データを復調する復調部5と、フィルタ回路3から出力されるアナログ信号を増幅する増幅器6と、D/A変換部2からフィルタ回路3を介してアナログの送信信号を伝送路Lsに送信する送信経路と伝送路Lsから受信するアナログの受信信号をフィルタ回路3を介してA/D変換部4に入力する受信経路とを択一的に切り換える送受信経路切換手段とを備えている。
(Embodiment 1)
As shown in FIG. 1A, the communication apparatus according to the present embodiment includes a modulation unit 1 that digitally modulates transmission data, and a D / A that converts a digital transmission signal modulated by the modulation unit 1 into an analog transmission signal. A conversion unit 2; a filter circuit 3 that removes high-frequency components contained in the analog signal; an A / D conversion unit 4 that converts an analog reception signal received via the transmission line Ls into a digital reception signal; A demodulator 5 for demodulating received data from the digital received signal converted by the / D converter 4, an amplifier 6 for amplifying an analog signal output from the filter circuit 3, and a filter circuit 3 from the D / A converter 2 A transmission path for transmitting an analog transmission signal to the transmission line Ls via the transmission line, and a reception path for inputting an analog reception signal received from the transmission line Ls to the A / D conversion unit 4 via the filter circuit 3. And a reception path switching means for switching to one basis.

送信時においては、変調部1でディジタル変調された送信信号がD/A変換部2でディジタル−アナログ変換され、フィルタ回路3を介して増幅器6で所望の信号レベルまで増幅された後に伝送路Lsに送信される。また、受信時においては、伝送路Lsから受信した受信信号がフィルタ回路3を介して増幅器6で所望の信号レベルまで増幅された後にA/D変換部4でアナログ−ディジタル変換されて復調部5にてディジタル復調される。従来例で説明したように、ディジタル−アナログ変換された送信信号に含まれる高周波数の折り返し雑音が低域通過特性を有するフィルタ回路3で除去され、同様に、受信信号における折り返し雑音の影響を抑制するため、A/D変換部4の前段でフィルタ回路3によって不要な高周波数成分を除去している。   At the time of transmission, the transmission signal Ls digitally modulated by the modulation unit 1 is digital-analog converted by the D / A conversion unit 2, amplified to a desired signal level by the amplifier 6 through the filter circuit 3, and then the transmission line Ls. Sent to. At the time of reception, the received signal received from the transmission line Ls is amplified to a desired signal level by the amplifier 6 through the filter circuit 3 and then analog-digital converted by the A / D converter 4 to be demodulated by the demodulator 5. Is digitally demodulated. As described in the conventional example, the high-frequency aliasing noise included in the digital-analog converted transmission signal is removed by the filter circuit 3 having a low-pass characteristic, and similarly, the influence of the aliasing noise in the reception signal is suppressed. Therefore, unnecessary high frequency components are removed by the filter circuit 3 before the A / D conversion unit 4.

送受信経路切換手段は、伝送路Lsに接続された常閉接点7a、D/A変換部2の出力端に接続された常開接点7b、フィルタ回路3の入力端に接続された共通接点7cを有したアナログスイッチからなる第1切換部7と、伝送路Lsに接続された常開接点8b、A/D変換部4の入力端に接続された常閉接点8a、増幅器6の出力端に接続された共通接点8cを有したアナログスイッチからなる第2切換部8と、第1切換部7並びに第2切換部8を切換制御するための切換信号を出力する制御部9とで構成される。但し、本実施形態においては変調部1、復調部5、制御部9が一つの集積回路ICとして構成されている。   The transmission / reception path switching means includes a normally closed contact 7a connected to the transmission path Ls, a normally open contact 7b connected to the output end of the D / A converter 2, and a common contact 7c connected to the input end of the filter circuit 3. Connected to the first switching unit 7 comprising an analog switch, a normally open contact 8b connected to the transmission line Ls, a normally closed contact 8a connected to the input end of the A / D converter 4, and an output end of the amplifier 6 The second switching unit 8 is an analog switch having a common contact 8c, and the control unit 9 outputs a switching signal for switching the first switching unit 7 and the second switching unit 8. However, in the present embodiment, the modulation unit 1, the demodulation unit 5, and the control unit 9 are configured as one integrated circuit IC.

ここで、制御部9が切換信号を出力していないときは第1切換部7並びに第2切換部8の各共通接点7c,8cが何れも常閉接点7a,8aに切換接続されているため、伝送路Ls→第1切換部7→フィルタ回路3→増幅器6→第2切換部8→A/D変換部4→復調部5の経路(受信経路)が形成される。一方、制御部9が切換信号を出力しているときは第1切換部7並びに第2切換部8の各共通接点7c,8cが何れも常開接点7b,8bに切換接続されるため、変調部1→D/A変換部2→第1切換部7→フィルタ回路3→増幅器6→第2切換部8→伝送路Lsの経路(送信経路)が形成される。すなわち、本実施形態では送信と受信とで同一の伝送路Lsを使用していることから送信動作と受信動作が択一的にしか行われず、しかも、D/A変換部2とA/D変換部4とでサンプリング周波数も共通であるから、アナログ信号(アナログの送信信号並びにアナログの受信信号)から不要な高周波成分を除去するためのフィルタ特性も同一でよく、そのために送信系と受信系とでフィルタ回路3を共用することができる。   Here, when the control unit 9 is not outputting a switching signal, the common contacts 7c and 8c of the first switching unit 7 and the second switching unit 8 are both switched and connected to the normally closed contacts 7a and 8a. The path (reception path) of the transmission path Ls → the first switching unit 7 → the filter circuit 3 → the amplifier 6 → the second switching unit 8 → the A / D conversion unit 4 → the demodulation unit 5 is formed. On the other hand, when the control unit 9 is outputting a switching signal, the common contacts 7c and 8c of the first switching unit 7 and the second switching unit 8 are both switched and connected to the normally open contacts 7b and 8b. A path (transmission path) of section 1 → D / A conversion section 2 → first switching section 7 → filter circuit 3 → amplifier 6 → second switching section 8 → transmission path Ls is formed. That is, in this embodiment, since the same transmission path Ls is used for transmission and reception, the transmission operation and the reception operation can be performed only alternatively, and the D / A conversion unit 2 and the A / D conversion are performed. Since the sampling frequency is also common to the unit 4, the filter characteristics for removing unnecessary high frequency components from the analog signal (analog transmission signal and analog reception signal) may be the same. For this reason, the transmission system and the reception system Thus, the filter circuit 3 can be shared.

本実施形態の通信装置が用いられる通信システムではTDMA方式の通信を行っているから、図1(b)に示すように図示しない同期信号で規定される複数のタイムスロットTM1,TM2,…で信号が伝送される。そして、受信用のタイムスロットTM1が終了して送信用のタイムスロットTM2が開始する前に制御部9が切換信号を出力して受信経路から送信経路に切り換えるとともに、送信用のタイムスロットTM2が終了して受信用のタイムスロットTM3が開始する前に制御部9は切換信号の出力を停止して送信経路から受信経路に切り換えるのである。   Since the communication system using the communication apparatus according to the present embodiment performs TDMA communication, signals are transmitted in a plurality of time slots TM1, TM2,... Defined by synchronization signals (not shown) as shown in FIG. Is transmitted. Then, before the time slot TM1 for reception ends and the time slot TM2 for transmission starts, the control unit 9 outputs a switching signal to switch from the reception path to the transmission path, and the time slot TM2 for transmission ends. Then, before the reception time slot TM3 starts, the control unit 9 stops the output of the switching signal and switches from the transmission path to the reception path.

上述のように本実施形態では一つのフィルタ回路3を送信経路と受信経路で共用しているので、従来例のように送信経路と受信経路に各々専用のフィルタ回路を設ける場合と比較して回路規模が減少して通信装置の小型化が図れるとともに、フィルタ回路3が一つで済むことから従来例に比べて低消費電力化が図れる。なお、本実施形態ではフィルタ回路3だけでなく増幅器6も共用しているが、必要に応じて送信経路と受信経路に各々別個に増幅器を設けて送信信号と受信信号を個別に増幅しても構わない。   As described above, since one filter circuit 3 is shared by the transmission path and the reception path in the present embodiment, the circuit is compared with a case in which dedicated filter circuits are provided in the transmission path and the reception path as in the conventional example. The scale can be reduced and the communication apparatus can be reduced in size, and since only one filter circuit 3 is required, power consumption can be reduced as compared with the conventional example. In the present embodiment, not only the filter circuit 3 but also the amplifier 6 is shared. However, if necessary, separate amplifiers may be provided for the transmission path and the reception path to amplify the transmission signal and the reception signal separately. I do not care.

(実施形態2)
本実施形態は、制御部9とともに送受信経路切換手段を構成する第1切換部10並びに第2切換部11の構成に特徴があり、他の構成については実施形態1と共通である。従って、実施形態1と共通の構成要素には同一の符号を付して説明を省略する。
(Embodiment 2)
The present embodiment is characterized by the configurations of the first switching unit 10 and the second switching unit 11 that constitute the transmission / reception path switching means together with the control unit 9, and the other configurations are the same as those of the first embodiment. Therefore, the same components as those in the first embodiment are denoted by the same reference numerals and description thereof is omitted.

第1切換部10は、伝送路Lsに入力端が接続されるとともに出力端がフィルタ回路3の入力端に接続されたバッファアンプ10aと、D/A変換部2の出力端に入力端が接続されるとともに出力端がフィルタ回路3の入力端に接続されたバッファアンプ10bとで構成される。2つのバッファアンプ10a,10bは制御部9から出力される切換信号によって動作状態がオン・オフ(オフの時に出力インピーダンスが相対的に高くなり、オンの時に出力インピーダンスが相対的に低くなる)するものであって、制御部9から切換信号が出力されないときはバッファアンプ10aがオン、バッファアンプ10bがオフになり、制御部9から切換信号が出力されているとバッファアンプ10aがオフ、バッファアンプ10bがオンになる。   The first switching unit 10 includes a buffer amplifier 10 a having an input end connected to the transmission line Ls and an output end connected to the input end of the filter circuit 3, and an input end connected to the output end of the D / A converter 2. And a buffer amplifier 10 b whose output end is connected to the input end of the filter circuit 3. The operation state of the two buffer amplifiers 10a and 10b is turned on / off by the switching signal output from the control unit 9 (the output impedance is relatively high when it is off, and the output impedance is relatively low when it is on). When the switching signal is not output from the control unit 9, the buffer amplifier 10a is turned on and the buffer amplifier 10b is turned off. When the switching signal is output from the control unit 9, the buffer amplifier 10a is turned off. 10b is turned on.

第2切換部11は、伝送路Lsに出力端が接続されるとともに入力端が増幅器6の出力端に接続されたバッファアンプ11aと、A/D変換部4の入力端に出力端が接続されるとともに入力端が増幅器6の出力端に接続されたバッファアンプ11bとで構成される。2つのバッファアンプ11a,11bは制御部9から出力される切換信号によって動作状態がオン・オフされるものであって、制御部9から切換信号が出力されないときはバッファアンプ11aがオフ、バッファアンプ11bがオンになり、制御部9から切換信号が出力されているとバッファアンプ11aがオン、バッファアンプ11bがオフになる。   The second switching unit 11 has an output end connected to the transmission line Ls and an input end connected to the output end of the amplifier 6 and an output end connected to the input end of the A / D conversion unit 4. And a buffer amplifier 11b whose input end is connected to the output end of the amplifier 6. The two buffer amplifiers 11a and 11b are turned on / off by a switching signal output from the control unit 9. When the switching signal is not output from the control unit 9, the buffer amplifier 11a is turned off. When 11b is turned on and a switching signal is output from the control unit 9, the buffer amplifier 11a is turned on and the buffer amplifier 11b is turned off.

而して、図2(b)に示すように受信用のタイムスロットTM1が終了して送信用のタイムスロットTM2が開始する前に制御部9が切換信号を出力すると、第1切換部10ではバッファアンプ10aがオフ、バッファアンプ10bがオンになるとともに第2切換部11ではバッファアンプ11aがオン、バッファアンプ11bがオフとなることで変調部1→D/A変換部2→第1切換部10(バッファアンプ10b)→フィルタ回路3→増幅器6→第2切換部11(バッファアンプ11a)→伝送路Lsの経路(送信経路)が形成されて受信経路から送信経路に切り換えることができる。一方、送信用のタイムスロットTM2が終了して受信用のタイムスロットTM3が開始する前に制御部9が切換信号の出力を停止すると、第1切換部10ではバッファアンプ10aがオン、バッファアンプ10bがオフになるとともに第2切換部11ではバッファアンプ11aがオフ、バッファアンプ11bがオンとなることで伝送路Ls→第1切換部10(バッファアンプ10a)→フィルタ回路3→増幅器6→第2切換部11(バッファアンプ11b)→A/D変換部4→復調部5の経路(受信経路)が形成されて送信経路から受信経路に切り換えることができる。   Thus, as shown in FIG. 2B, when the control unit 9 outputs a switching signal before the reception time slot TM1 ends and the transmission time slot TM2 starts, the first switching unit 10 When the buffer amplifier 10a is turned off, the buffer amplifier 10b is turned on, and the buffer amplifier 11a is turned on and the buffer amplifier 11b is turned off in the second switching unit 11, the modulation unit 1 → D / A conversion unit 2 → first switching unit. 10 (buffer amplifier 10b) → filter circuit 3 → amplifier 6 → second switching unit 11 (buffer amplifier 11a) → transmission path Ls (transmission path) is formed, and the reception path can be switched to the transmission path. On the other hand, if the control unit 9 stops outputting the switching signal before the transmission time slot TM2 ends and the reception time slot TM3 starts, the buffer amplifier 10a is turned on and the buffer amplifier 10b is turned on in the first switching unit 10. Is turned off and the buffer amplifier 11a is turned off and the buffer amplifier 11b is turned on in the second switching unit 11, whereby the transmission line Ls → the first switching unit 10 (buffer amplifier 10a) → the filter circuit 3 → the amplifier 6 → second. A path (reception path) of the switching unit 11 (buffer amplifier 11b) → A / D conversion unit 4 → demodulation unit 5 is formed, and the transmission path can be switched to the reception path.

上述のように本実施形態によれば、バッファアンプ10a,10b,11a,11bのオン・オフで送信経路と受信経路を択一的に切り換えているので、実施形態1のようにアナログスイッチを用いる場合と比較して切換に伴う信号の減衰を減少させることができる。なお、実際にはオフ時においても完全に信号が遮断されるわけではなく、僅かに通過してしまう信号が存在する。故に、送信時おいて第1切換部10のバッファアンプ10aを介して送信経路に戻ってくる信号成分が存在するが、かかる信号成分は第1切換部10のバッファアンプ10bの出力インピーダンスが低いために減衰されて送信信号に影響は及ばない。   As described above, according to the present embodiment, the transmission path and the reception path are selectively switched by turning on / off the buffer amplifiers 10a, 10b, 11a, and 11b, so that an analog switch is used as in the first embodiment. Compared with the case, the attenuation of the signal accompanying switching can be reduced. Actually, the signal is not completely cut off even when it is off, and there is a signal that passes slightly. Therefore, there is a signal component that returns to the transmission path via the buffer amplifier 10a of the first switching unit 10 at the time of transmission, but this signal component has a low output impedance of the buffer amplifier 10b of the first switching unit 10. The transmission signal is not affected.

ここで、フィルタ回路3の出力端に接続される増幅器6を利得調整可能な増幅回路で構成し、制御部9から出力される切換信号によって利得を調整するようにしてもよい(図3参照)。例えば、切換信号が出力されていないとき(受信経路に切り換えられているとき)は増幅器6の利得を相対的に高い値に設定し、切換信号が出力されているとき(送信経路に切り換えられているとき)は増幅器6の利得を相対的に低い値に設定すればよい。このような構成を採用すれば、送信経路並びに受信経路にそれぞれ個別に増幅器を設ける必要がないから回路規模をさらに減少させることができる
(実施形態3)
本実施形態は、図4に示すようにフィルタ回路3の出力端に接続される増幅器6を利得調整可能な増幅回路で構成するとともに制御部9の制御下で増幅器6の利得を調整する点に特徴があり、他の構成については実施形態2と共通である。従って、実施形態2と共通の構成要素には同一の符号を付して説明を省略する。
Here, the amplifier 6 connected to the output terminal of the filter circuit 3 may be configured by an amplification circuit capable of adjusting the gain, and the gain may be adjusted by a switching signal output from the control unit 9 (see FIG. 3). . For example, when the switching signal is not output (when switched to the reception path), the gain of the amplifier 6 is set to a relatively high value, and when the switching signal is output (switched to the transmission path) The gain of the amplifier 6 may be set to a relatively low value. By adopting such a configuration, it is not necessary to provide separate amplifiers for the transmission path and the reception path, respectively, so that the circuit scale can be further reduced (Embodiment 3).
In the present embodiment, as shown in FIG. 4, the amplifier 6 connected to the output terminal of the filter circuit 3 is configured by an amplifier circuit capable of adjusting the gain, and the gain of the amplifier 6 is adjusted under the control of the control unit 9. There are features, and other configurations are the same as in the second embodiment. Therefore, the same components as those of the second embodiment are denoted by the same reference numerals and the description thereof is omitted.

制御部9ではA/D変換部4から復調部5に入力するディジタルの受信信号の信号パワーを演算し、その演算結果に応じて、受信信号の信号レベルが所望の値となるように利得制御信号を増幅器6に出力して増幅器6の利得を調整している。例えば、利得制御信号として2ビットのデータを送信する場合、増幅器6の利得を最も小さい値G1から最も大きい値G4まで4段階(G1<G2<G3<G4)に調整することができる。ここで、増幅器6では利得制御信号が入力されていないときは利得を初期値(最小値G1)に設定している。制御部9は、受信経路に切り換えた当初に受信信号の信号パワーを演算し、当該演算値を所定の基準値と比較して両者の差を減少できる利得(G1又はG2又はG3又はG4)に設定するための利得制御信号を増幅器6に出力する。その結果、復調部5に入力する受信信号の信号パワーを常に略一定レベルに調整することができて受信感度の向上が図れる。なお、利得の最小値G1を送信信号の信号レベルを所望の値とするのに充分な値としておけば、送信経路に切り換えているときに制御部9から利得制御信号を出力しないことで送信信号の利得調整が可能である。   The control unit 9 calculates the signal power of the digital reception signal input from the A / D conversion unit 4 to the demodulation unit 5, and controls the gain so that the signal level of the reception signal becomes a desired value according to the calculation result. A signal is output to the amplifier 6 to adjust the gain of the amplifier 6. For example, when 2-bit data is transmitted as the gain control signal, the gain of the amplifier 6 can be adjusted in four steps (G1 <G2 <G3 <G4) from the smallest value G1 to the largest value G4. Here, in the amplifier 6, when the gain control signal is not input, the gain is set to the initial value (minimum value G1). The control unit 9 calculates the signal power of the reception signal at the beginning of switching to the reception path, compares the calculated value with a predetermined reference value, and reduces the difference between the two (G1 or G2 or G3 or G4). A gain control signal for setting is output to the amplifier 6. As a result, the signal power of the reception signal input to the demodulator 5 can always be adjusted to a substantially constant level, and the reception sensitivity can be improved. If the minimum gain value G1 is set to a value sufficient to set the signal level of the transmission signal to a desired value, the transmission signal is not output from the control unit 9 when switching to the transmission path. Gain adjustment is possible.

(実施形態4)
本実施形態は、図5に示すように入力端が増幅器6の出力端に接続されるとともに出力端が伝送路Lsに接続されたバッファアンプ11aのみで第2切換部11を構成している点に特徴があり、他の構成については実施形態2と共通である。従って、実施形態2と共通の構成要素には同一の符号を付して説明を省略する。
(Embodiment 4)
In the present embodiment, as shown in FIG. 5, the second switching unit 11 is configured only by the buffer amplifier 11a whose input terminal is connected to the output terminal of the amplifier 6 and whose output terminal is connected to the transmission line Ls. The other features are the same as those of the second embodiment. Therefore, the same components as those of the second embodiment are denoted by the same reference numerals and the description thereof is omitted.

図5に示すように増幅器6の出力端が直接A/D変換部4の入力端に接続されることでフィルタ回路3の出力端からA/D変換部4に至る経路が常時形成されている。なお、集積回路IC内では復調部5から変調部1へ信号がフィードバックされないため、このようにフィルタ回路3の出力端からA/D変換部4に至る経路が常時形成されていても不都合は生じない。但し、増幅器6の出力端を直接A/D変換部4の入力端に接続する代わりに、増幅器6の出力端に入力端が接続されるとともにA/D変換部4の入力端に出力端が接続されたバッファアンプ(実施形態2におけるバッファアンプ11bに相当)を常時動作状態とするようにしても構わない。   As shown in FIG. 5, the output terminal of the amplifier 6 is directly connected to the input terminal of the A / D converter 4 so that a path from the output terminal of the filter circuit 3 to the A / D converter 4 is always formed. . Since no signal is fed back from the demodulator 5 to the modulator 1 in the integrated circuit IC, inconvenience occurs even if the path from the output end of the filter circuit 3 to the A / D converter 4 is always formed in this way. Absent. However, instead of directly connecting the output terminal of the amplifier 6 to the input terminal of the A / D converter 4, the input terminal is connected to the output terminal of the amplifier 6 and the output terminal is connected to the input terminal of the A / D converter 4. The connected buffer amplifier (corresponding to the buffer amplifier 11b in the second embodiment) may be always in an operating state.

而して、実施形態2の構成では第2切換部11を構成しているバッファアンプ11bの動作状態が切り換えられるときにノイズが発生し、当該ノイズがA/D変換部4を介して復調部5に入力された場合に誤動作(例えば、受信信号の信号パワー演算における誤動作など)が生じる虞があるが、本実施形態ではフィルタ回路3の出力端からA/D変換部4に至る経路が常時形成されているので、経路の切換に伴って復調部5に入力するノイズを低減することができる。なお、経路の切換に伴って生じるノイズを除去可能なフィルタ特性をフィルタ回路3に持たせれば、復調部5に入力するノイズをさらに低減することができる。   Thus, in the configuration of the second embodiment, noise is generated when the operation state of the buffer amplifier 11 b constituting the second switching unit 11 is switched, and the noise is demodulated via the A / D conversion unit 4. However, in this embodiment, a path from the output end of the filter circuit 3 to the A / D converter 4 is always present. Since it is formed, it is possible to reduce noise input to the demodulator 5 when the path is switched. In addition, if the filter circuit 3 has a filter characteristic that can remove noise caused by the path switching, noise input to the demodulator 5 can be further reduced.

(実施形態5)
本実施形態は、制御部9が第1切換部10並びに第2切換部11を制御する方法に特徴があり、他の構成については実施形態2と共通である。従って、実施形態2と共通の構成要素には同一の符号を付して説明を省略する。
(Embodiment 5)
The present embodiment is characterized in that the control unit 9 controls the first switching unit 10 and the second switching unit 11, and the other configuration is common to the second embodiment. Therefore, the same components as those of the second embodiment are denoted by the same reference numerals and the description thereof is omitted.

制御部9は、図6(a)に示すように第1切換部10を切換制御するための第1切換信号と、第2切換部11を切換制御するための第2切換信号とを個別に出力するように構成されている。第1切換部10では、制御部9から第1切換信号が出力されていないときにバッファアンプ10aがオン、バッファアンプ10bがオフになり、制御部9から第1切換信号が出力されているとバッファアンプ10aがオフ、バッファアンプ10bがオンになる。また第2切換部11では、制御部9から第1切換信号が出力されないときにバッファアンプ11aがオフ、バッファアンプ11bがオンになり、制御部9から第2切換信号が出力されているとバッファアンプ11aがオン、バッファアンプ11bがオフになる。従って、図6(b)に示すように制御部9から第1切換信号が出力されるとともに第2切換信号が出力されなければ送信経路に切り換えられ、制御部9から第2切換信号が出力されるとともに第1切換信号が出力されなければ受信経路に切り換えられることになる。   As shown in FIG. 6A, the control unit 9 individually generates a first switching signal for switching control of the first switching unit 10 and a second switching signal for switching control of the second switching unit 11. It is configured to output. In the first switching unit 10, when the first switching signal is not output from the control unit 9, the buffer amplifier 10a is turned on, the buffer amplifier 10b is turned off, and the first switching signal is output from the control unit 9. The buffer amplifier 10a is turned off and the buffer amplifier 10b is turned on. Further, in the second switching section 11, when the first switching signal is not output from the control section 9, the buffer amplifier 11a is turned off and the buffer amplifier 11b is turned on. When the second switching signal is output from the control section 9, the buffer switching is performed. The amplifier 11a is turned on and the buffer amplifier 11b is turned off. Therefore, as shown in FIG. 6 (b), when the first switching signal is output from the control unit 9 and the second switching signal is not output, the transmission path is switched, and the second switching signal is output from the control unit 9. If the first switching signal is not output, the receiving path is switched.

ここで、実施形態2では送信経路と受信経路の切換時にフィルタ回路3並びに増幅器6を介して閉ループが形成されてしまう虞がある。そこで本実施形態では、図6(b)に示すように送信経路と受信経路を切り換える際、制御部9が第1切換信号及び第2切換信号を何れも出力しない期間(デッドタイム)DTを設けるようにしている。かかるデッドタイムDTにおいては、第1切換部10のバッファアンプ10bと第2切換部11のバッファアンプ11aが何れもオフしているため、上述のようにフィルタ回路3並びに増幅器6を介して閉ループが形成されるのを防ぐことができて安定した通信が可能となる。   Here, in the second embodiment, a closed loop may be formed through the filter circuit 3 and the amplifier 6 when switching between the transmission path and the reception path. Therefore, in the present embodiment, as shown in FIG. 6B, when the transmission path and the reception path are switched, a period (dead time) DT in which the control unit 9 does not output both the first switching signal and the second switching signal is provided. I am doing so. In the dead time DT, since the buffer amplifier 10b of the first switching unit 10 and the buffer amplifier 11a of the second switching unit 11 are both turned off, a closed loop is established via the filter circuit 3 and the amplifier 6 as described above. It is possible to prevent the formation and stable communication is possible.

(a)は本発明の実施形態1を示す回路ブロック図、(b)は動作説明用のタイムチャートである。(A) is a circuit block diagram showing Embodiment 1 of the present invention, (b) is a time chart for explaining the operation. (a)は本発明の実施形態2を示す回路ブロック図、(b)は動作説明用のタイムチャートである。(A) is a circuit block diagram which shows Embodiment 2 of this invention, (b) is a time chart for operation | movement description. 同上の他の回路ブロック図である。It is another circuit block diagram same as the above. 本発明の実施形態3を示す回路ブロック図である。It is a circuit block diagram which shows Embodiment 3 of this invention. 本発明の実施形態4を示す回路ブロック図である。It is a circuit block diagram which shows Embodiment 4 of this invention. (a)は本発明の実施形態5を示す回路ブロック図、(b)は動作説明用のタイムチャートである。(A) is a circuit block diagram which shows Embodiment 5 of this invention, (b) is a time chart for operation | movement description. 従来例を示す回路ブロック図である。It is a circuit block diagram which shows a prior art example.

符号の説明Explanation of symbols

1 変調部
2 D/A変換部
3 フィルタ回路
4 A/D変換部
5 復調部
7 第1切換部
8 第2切換部
9 制御部
DESCRIPTION OF SYMBOLS 1 Modulation part 2 D / A conversion part 3 Filter circuit 4 A / D conversion part 5 Demodulation part 7 1st switching part 8 2nd switching part 9 Control part

Claims (6)

送信データをディジタル変調する変調部と、変調部で変調されたディジタルの送信信号をアナログの送信信号に変換するD/A変換部と、アナログ信号に含まれる高周波数成分を除去するフィルタ回路と、伝送路を介して受信するアナログの受信信号をディジタルの受信信号に変換するA/D変換部と、A/D変換部で変換されたディジタルの受信信号から受信データを復調する復調部と、D/A変換部からフィルタ回路を介してアナログの送信信号を伝送路に送信する送信経路と伝送路から受信するアナログの受信信号をフィルタ回路を介してA/D変換部に入力する受信経路とを択一的に切り換える送受信経路切換手段とを備えたことを特徴とする通信装置。   A modulation unit that digitally modulates transmission data, a D / A conversion unit that converts a digital transmission signal modulated by the modulation unit into an analog transmission signal, a filter circuit that removes high-frequency components included in the analog signal, An A / D converter that converts an analog received signal received via the transmission path into a digital received signal, a demodulator that demodulates received data from the digital received signal converted by the A / D converter, and D A transmission path for transmitting an analog transmission signal from the / A converter to the transmission path via the filter circuit, and a reception path for inputting the analog reception signal received from the transmission path to the A / D conversion section via the filter circuit A communication apparatus comprising: a transmission / reception path switching means for alternatively switching. 送受信経路切換手段は、送信経路におけるフィルタ回路の入力側並びに出力側に設けられた一対のアンプと、受信経路におけるフィルタ回路の入力側並びに出力側に設けられた一対のアンプとを有し、これら各一対のアンプの動作をオン・オフ制御することで送信経路と受信経路を択一的に切り換えることを特徴とする請求項1記載の通信装置。   The transmission / reception path switching means has a pair of amplifiers provided on the input side and output side of the filter circuit in the transmission path, and a pair of amplifiers provided on the input side and output side of the filter circuit in the reception path. 2. The communication apparatus according to claim 1, wherein the transmission path and the reception path are selectively switched by performing on / off control of the operation of each pair of amplifiers. 送受信経路切換手段は、送信経路又は受信経路の経路に応じた利得でフィルタ回路から出力されるアナログ信号を増幅する可変利得型の増幅器を有することを特徴とする請求項1又は2記載の通信装置。   3. The communication apparatus according to claim 1, wherein the transmission / reception path switching means includes a variable gain amplifier that amplifies an analog signal output from the filter circuit with a gain corresponding to a transmission path or a reception path. . 送受信経路切換手段は、受信経路に切り換えているときは受信信号の信号レベルに応じた利得を前記増幅器に設定し、送信経路に切り換えているときは所定の利得を前記増幅器に設定することを特徴とする請求項3記載の通信装置。   The transmission / reception path switching means sets a gain corresponding to the signal level of the received signal in the amplifier when switching to the reception path, and sets a predetermined gain in the amplifier when switching to the transmission path. The communication device according to claim 3. 送受信経路切換手段は、フィルタ回路の出力端からA/D変換部に至る経路を常時形成することを特徴とする請求項1〜4の何れか1項に記載の通信装置。   The communication apparatus according to claim 1, wherein the transmission / reception path switching unit always forms a path from the output end of the filter circuit to the A / D conversion unit. 送受信経路切換手段は、送信経路と受信経路を切り換える際に何れの経路も形成されない状態を経由して送信経路又は受信経路に切り換えることを特徴とする請求項1〜5の何れか1項に記載の通信装置。   6. The transmission / reception path switching means switches to a transmission path or a reception path via a state where no path is formed when switching between a transmission path and a reception path. Communication equipment.
JP2007067123A 2007-03-15 2007-03-15 Communication device Expired - Fee Related JP4893394B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2007067123A JP4893394B2 (en) 2007-03-15 2007-03-15 Communication device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2007067123A JP4893394B2 (en) 2007-03-15 2007-03-15 Communication device

Publications (2)

Publication Number Publication Date
JP2008228196A true JP2008228196A (en) 2008-09-25
JP4893394B2 JP4893394B2 (en) 2012-03-07

Family

ID=39846226

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2007067123A Expired - Fee Related JP4893394B2 (en) 2007-03-15 2007-03-15 Communication device

Country Status (1)

Country Link
JP (1) JP4893394B2 (en)

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07273682A (en) * 1994-03-30 1995-10-20 Sharp Corp Intermediate frequency generating system
JPH10190514A (en) * 1996-12-27 1998-07-21 Nec Corp Radio communication equipment
JP2002111531A (en) * 2000-09-29 2002-04-12 Mitsumi Electric Co Ltd Transmission circuit
JP2006261793A (en) * 2005-03-15 2006-09-28 Matsushita Electric Ind Co Ltd Transmitter-receiver
JP2006320087A (en) * 2005-05-11 2006-11-24 Toyota Motor Corp Driving device for voltage-driven semiconductor device
JP2006324878A (en) * 2005-05-18 2006-11-30 Matsushita Electric Ind Co Ltd Radio communication apparatus
JP2007060483A (en) * 2005-08-26 2007-03-08 Japan Radio Co Ltd Distortion compensating device in transmitter and transmitter/receiver

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07273682A (en) * 1994-03-30 1995-10-20 Sharp Corp Intermediate frequency generating system
JPH10190514A (en) * 1996-12-27 1998-07-21 Nec Corp Radio communication equipment
JP2002111531A (en) * 2000-09-29 2002-04-12 Mitsumi Electric Co Ltd Transmission circuit
JP2006261793A (en) * 2005-03-15 2006-09-28 Matsushita Electric Ind Co Ltd Transmitter-receiver
JP2006320087A (en) * 2005-05-11 2006-11-24 Toyota Motor Corp Driving device for voltage-driven semiconductor device
JP2006324878A (en) * 2005-05-18 2006-11-30 Matsushita Electric Ind Co Ltd Radio communication apparatus
JP2007060483A (en) * 2005-08-26 2007-03-08 Japan Radio Co Ltd Distortion compensating device in transmitter and transmitter/receiver

Also Published As

Publication number Publication date
JP4893394B2 (en) 2012-03-07

Similar Documents

Publication Publication Date Title
JP4918366B2 (en) Power amplifier control to reduce power consumption in transceivers
KR100964378B1 (en) Digital receiver
JP4425051B2 (en) Communication equipment
JP4287488B2 (en) Receiver circuit
US7292169B2 (en) Receiving device and automatic gain control method
JP4468359B2 (en) Receiving circuit, and receiving device and transmitting / receiving device using the same
JP2002314345A (en) High frequency amplifier circuit and radio communication equipment using the same
KR101472469B1 (en) DC offset compensation circuit for canceling realtime DC offset, and receive system having the same
JP2007158545A (en) Radio receiver
JP2011166773A (en) Digital processing structure for receiver utilizing sub-sampling technique
JP2007281633A (en) Receiver
JP4757214B2 (en) Filter circuit
JP2010206330A (en) Signal transmission apparatus and radio base station
JP4027565B2 (en) Digital receiver
JP4893394B2 (en) Communication device
EP1083673A1 (en) Radio device and transmitting/receiving method
JP3746209B2 (en) Wireless transceiver
JP4933624B2 (en) Wireless receiver
KR101625674B1 (en) Rf signal processing circuit
JP4002709B2 (en) Digital communication system
KR100346153B1 (en) Apparatus for transmitting intermediate frequency in a mobile communication cell site of code division multi access
JP2000114996A (en) Radio transmitting device
JP2001086176A (en) Digital transmitter-receiver
KR20110019088A (en) Rf signal processing circuit
JP2010109908A (en) Dual-mode mobile terminal device

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20091020

RD04 Notification of resignation of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7424

Effective date: 20101005

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20110511

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20110524

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20110725

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20111122

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20111205

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20150106

Year of fee payment: 3

LAPS Cancellation because of no payment of annual fees