JP2008226211A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2008226211A5 JP2008226211A5 JP2007070523A JP2007070523A JP2008226211A5 JP 2008226211 A5 JP2008226211 A5 JP 2008226211A5 JP 2007070523 A JP2007070523 A JP 2007070523A JP 2007070523 A JP2007070523 A JP 2007070523A JP 2008226211 A5 JP2008226211 A5 JP 2008226211A5
- Authority
- JP
- Japan
- Prior art keywords
- clock
- memory
- memory controller
- read
- host system
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2007070523A JP5152466B2 (ja) | 2007-02-13 | 2007-03-19 | メモリコントローラ |
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2007031879 | 2007-02-13 | ||
| JP2007031879 | 2007-02-13 | ||
| JP2007070523A JP5152466B2 (ja) | 2007-02-13 | 2007-03-19 | メモリコントローラ |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2008226211A JP2008226211A (ja) | 2008-09-25 |
| JP2008226211A5 true JP2008226211A5 (https=) | 2010-08-05 |
| JP5152466B2 JP5152466B2 (ja) | 2013-02-27 |
Family
ID=39844686
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2007070523A Expired - Fee Related JP5152466B2 (ja) | 2007-02-13 | 2007-03-19 | メモリコントローラ |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP5152466B2 (https=) |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6134638A (en) * | 1997-08-13 | 2000-10-17 | Compaq Computer Corporation | Memory controller supporting DRAM circuits with different operating speeds |
| JP4373595B2 (ja) * | 2000-09-25 | 2009-11-25 | 株式会社東芝 | コンピュータシステム |
| JP4841069B2 (ja) * | 2001-07-24 | 2011-12-21 | パナソニック株式会社 | 記憶装置 |
| JP2006091940A (ja) * | 2004-09-21 | 2006-04-06 | Matsushita Electric Ind Co Ltd | メモリ制御装置 |
-
2007
- 2007-03-19 JP JP2007070523A patent/JP5152466B2/ja not_active Expired - Fee Related
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP5321189B2 (ja) | メモリ制御装置 | |
| JP5787444B2 (ja) | プログラム可能メモリコントローラ | |
| WO2006026526A3 (en) | Memory system and method for strobing data, command and address signals | |
| JP2006127515A5 (https=) | ||
| WO2010051621A8 (en) | Bridge device having a virtual page buffer | |
| JP2009199189A5 (https=) | ||
| TW200623125A (en) | Clock signal generation apparatus for use in semiconductor memory device and its method | |
| JP2008071477A5 (https=) | ||
| JP2011018427A5 (https=) | ||
| JP2002305437A5 (https=) | ||
| TW200729206A (en) | Method of controlling memory and memory system thereof | |
| JP2008305349A5 (https=) | ||
| CN110349603A (zh) | 半导体存储器件及其操作方法 | |
| JP2008226211A5 (https=) | ||
| TW200713313A (en) | Semiconductor memory device | |
| US8631214B2 (en) | Memory control circuit, control method therefor, and image processing apparatus | |
| KR20130119170A (ko) | 파이프 레지스터 회로 및 이를 포함하는 반도체 메모리 장치 | |
| TWI588841B (zh) | 記憶體控制器及其信號產生方法 | |
| US20150074314A1 (en) | Memory, memory system and memory control method | |
| CN101350217B (zh) | 数据写入存储器的装置及其方法 | |
| JP2012098884A5 (https=) | ||
| JP5895640B2 (ja) | データ処理装置およびメモリ制御装置 | |
| JP2009058994A5 (https=) | ||
| CN104281544B (zh) | 存储器控制器及其信号产生方法 | |
| JP2017184049A5 (ja) | 画像処理装置、その制御方法、及びプログラム |