JP2007329493A5 - - Google Patents

Download PDF

Info

Publication number
JP2007329493A5
JP2007329493A5 JP2007196840A JP2007196840A JP2007329493A5 JP 2007329493 A5 JP2007329493 A5 JP 2007329493A5 JP 2007196840 A JP2007196840 A JP 2007196840A JP 2007196840 A JP2007196840 A JP 2007196840A JP 2007329493 A5 JP2007329493 A5 JP 2007329493A5
Authority
JP
Japan
Prior art keywords
mold
film
cavity
circuit device
chip support
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2007196840A
Other languages
Japanese (ja)
Other versions
JP4397942B2 (en
JP2007329493A (en
Filing date
Publication date
Application filed filed Critical
Priority to JP2007196840A priority Critical patent/JP4397942B2/en
Priority claimed from JP2007196840A external-priority patent/JP4397942B2/en
Publication of JP2007329493A publication Critical patent/JP2007329493A/en
Publication of JP2007329493A5 publication Critical patent/JP2007329493A5/ja
Application granted granted Critical
Publication of JP4397942B2 publication Critical patent/JP4397942B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Claims (12)

(a)第1金型面および前記第1金型面に形成された第1キャビティを有する第1金型と、前記第1金型面と対向する第2金型面を有する第2金型とで構成されるモールド金型を準備する工程、
(b)凹凸が形成された第1面、および前記第1面とは反対側の第2面を有する樹脂系のフィルムと、組み立て体とを、前記第1金型前記第1キャビティと前記第2金型の前記第2金型面との間に配置する工程、
(c)前第1金型および前記第2金型を閉じ、前記第1キャビティ内にモールド樹脂を充填し前記組み立て体に封止部を形成する工程、
)前記()工程の後、前記第1金型と前記第2金型を開いて、前記封止部が形成された前記組み立て体を前記モールド金型から離型する工程、
を含み、
前記(b)工程では、前記フィルムの前記第1面が前記第1キャビティと対向するように、前記第1キャビティと前記第2金型面との間に前記フィルムを、前記フィルムと前記第2金型面との間に前記組み立て体を配置し、
前記(c)工程では、前記フィルムと前記組み立て体との間に前記モールド樹脂を供給することを特徴とする半導体集積回路装置の製造方法。
(A) a first mold surface , a first mold having a first cavity formed on the first mold surface, and a second mold surface having a second mold surface facing the first mold surface. preparing a molding die a composed of a mold,
(B) a first surface on which irregularities are formed, and a film of the resin system having a second surface opposite the first surface, and assembly, and the first cavity of the first mold wherein step to place between the second mold surface of the second mold,
(C) closing Ji previous SL first mold and the second mold, a molding resin to Hama charge within the first cavity, forming a seal on the assembly,
After; (d) (c) step, the first open mold and the second mold, a step of releasing the assembly the sealing portion is formed from the mold,
Only including,
In the step (b), the film is placed between the first cavity and the second mold surface so that the first surface of the film faces the first cavity. Place the assembly between the mold surface and
In the step (c), the mold resin is supplied between the film and the assembly .
請求項1において、
前記モールド金型の前記第1金型には、前記第1キャビティに開口する吸引口が設けられており、
前記モールド樹脂を前記第1キャビティ内に充填する前に、前記吸引を介して前記フィルムを吸引し、前記フィルムの前記第1面を前記第1キャビティに密着させることを特徴とする半導体集積回路装置の製造方法。
And have you to claim 1,
The first mold of the mold is provided with a suction port that opens to the first cavity;
Before filling the molding resin into the first cavity, the film was drawn through the suction port, a semiconductor integrated characterized by Rukoto brought into close contact with the first surface of the film to the first cavity A method of manufacturing a circuit device.
請求項2において、
前記()工程は、前記フィルムを前記第1金型の前記第1キャビティと前記第2金型の前記第2金型面との間に配置し、前記フィルムを吸引してから、前記フィルムと前記第2金型の前記第2金型面との間に前記組み立て体を配置することを特徴とする半導体集積回路装置の製造方法。
And have you to claim 2,
Wherein in the step (b), the film is disposed between the second die surface of said second mold and said first mold the first cavity, after sucking the film, the A manufacturing method of a semiconductor integrated circuit device , wherein the assembly is disposed between a film and the second mold surface of the second mold .
請求項3において、
前記第1金型の前記第1キャビティと前記第2金型の前記第2金型面との間に前記フィルムを配置する前に、前記フィルムにイオン化されたドライエアーを供給することを特徴とする半導体集積回路装置の製造方法。
And have you to claim 4,
Before the film is disposed between the first cavity of the first mold and the second mold surface of the second mold, ionized dry air is supplied to the film. A method for manufacturing a semiconductor integrated circuit device.
請求項4において、
前記フィルムは、フィルム供給ローラにより前記第1金型の前記第1キャビティと前記第2金型の前記第2金型面との間に供給され、
前記封止部を形成し、前記第1金型と前記第2金型を開いた後、フィルム巻取りローラにより前記第1金型の前記第1キャビティと前記第2金型の前記第2金型面との間から前記フィルムを巻き取ることを特徴とする半導体集積回路装置の製造方法。
And have you to claim 4,
The film is supplied between the first cavity of the first mold and the second mold surface of the second mold by a film supply roller,
After forming the sealing portion and opening the first mold and the second mold, the first cavity of the first mold and the second mold of the second mold by a film winding roller. A method for manufacturing a semiconductor integrated circuit device, wherein the film is wound from between mold surfaces .
請求項1、又は5の何れかにおいて、In any of claims 1 or 5,
前記組み立て体は、チップ支持部材と、前記チップ支持部材上に搭載された半導体チップとで構成され、The assembly is composed of a chip support member and a semiconductor chip mounted on the chip support member,
前記(b)工程では、前記第1キャビティと前記半導体チップとの間に前記フィルムを配置することを特徴とする半導体集積回路装置の製造方法。In the step (b), the film is disposed between the first cavity and the semiconductor chip. A method of manufacturing a semiconductor integrated circuit device, comprising:
請求項6において、In claim 6,
前記チップ支持部材は、基板電極が形成されたチップ支持面、および前記チップ支持面とは反対側の裏面を有し、The chip support member has a chip support surface on which a substrate electrode is formed, and a back surface opposite to the chip support surface,
前記半導体チップは、パッドが形成された主面を有し、The semiconductor chip has a main surface on which pads are formed,
前記組み立て体は、前記チップ支持部材と、前記半導体チップと、前記チップ支持部材の前記基板電極と前記半導体チップの前記パッドとを電気的に接続する接続部材とで構成されることを特徴とする半導体集積回路装置の製造方法。The assembly includes the chip support member, the semiconductor chip, and a connection member that electrically connects the substrate electrode of the chip support member and the pad of the semiconductor chip. A method of manufacturing a semiconductor integrated circuit device.
請求項7において、In claim 7,
前記接続部材はボンディングワイヤであることを特徴とする半導体集積回路装置の製造方法。The method for manufacturing a semiconductor integrated circuit device, wherein the connecting member is a bonding wire.
請求項6において、In claim 6,
前記チップ支持部材は、基板電極がそれぞれに形成された複数のチップ支持面、および前記複数のチップ支持面とは反対側の裏面を有し、The chip support member has a plurality of chip support surfaces each having a substrate electrode formed thereon, and a back surface opposite to the plurality of chip support surfaces.
前記半導体チップは、パッドが形成された主面を有し、The semiconductor chip has a main surface on which pads are formed,
前記組み立て体は、前記チップ支持部材の前記複数のチップ支持面上のそれぞれに搭載された複数の前記半導体チップと、前記チップ支持部材の前記基板電極と複数の前記半導体チップのそれぞれの前記パッドとを電気的に接続する接続部材とで構成されることを特徴とする半導体集積回路装置の製造方法。The assembly includes a plurality of the semiconductor chips mounted on each of the plurality of chip support surfaces of the chip support member, the substrate electrode of the chip support member, and the pads of the plurality of semiconductor chips. And a connecting member for electrically connecting the semiconductor integrated circuit device.
請求項9において、In claim 9,
前記接続部材はボンディングワイヤであることを特徴とする半導体集積回路装置の製造方法。The method for manufacturing a semiconductor integrated circuit device, wherein the connecting member is a bonding wire.
請求項1、5、又は6の何れかにおいて、In any of claims 1, 5 or 6,
前記(c)工程では、トランスファー方式により前記モールド樹脂を充填することを特徴とする半導体集積回路装置の製造方法。In the step (c), the mold resin is filled by a transfer method.
請求項1、5、6、又は11の何れかにおいて、In any one of claims 1, 5, 6, or 11
前記モールド金型から離型された前記封止部の表面は、粗面に形成されていることを特徴とする半導体集積回路装置の製造方法。The method of manufacturing a semiconductor integrated circuit device, wherein a surface of the sealing part released from the mold is formed into a rough surface.
JP2007196840A 2007-07-30 2007-07-30 Manufacturing method of semiconductor integrated circuit device Expired - Fee Related JP4397942B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2007196840A JP4397942B2 (en) 2007-07-30 2007-07-30 Manufacturing method of semiconductor integrated circuit device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2007196840A JP4397942B2 (en) 2007-07-30 2007-07-30 Manufacturing method of semiconductor integrated circuit device

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
JP2005116766A Division JP4012210B2 (en) 2005-04-14 2005-04-14 Manufacturing method of semiconductor integrated circuit device

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP2009199137A Division JP5119221B2 (en) 2009-08-31 2009-08-31 Manufacturing method of semiconductor integrated circuit device

Publications (3)

Publication Number Publication Date
JP2007329493A JP2007329493A (en) 2007-12-20
JP2007329493A5 true JP2007329493A5 (en) 2009-03-19
JP4397942B2 JP4397942B2 (en) 2010-01-13

Family

ID=38929709

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2007196840A Expired - Fee Related JP4397942B2 (en) 2007-07-30 2007-07-30 Manufacturing method of semiconductor integrated circuit device

Country Status (1)

Country Link
JP (1) JP4397942B2 (en)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5235506B2 (en) * 2008-06-02 2013-07-10 キヤノン株式会社 Pattern transfer apparatus and device manufacturing method
JP5148376B2 (en) * 2008-06-11 2013-02-20 日本写真印刷株式会社 Injection mold and method of manufacturing resin molded product using the same
JP5119221B2 (en) * 2009-08-31 2013-01-16 ルネサスエレクトロニクス株式会社 Manufacturing method of semiconductor integrated circuit device
WO2017145924A1 (en) * 2016-02-26 2017-08-31 キヤノン株式会社 Imprint device, operating method for same, and method for manufacturing article
JP6603678B2 (en) * 2016-02-26 2019-11-06 キヤノン株式会社 Imprint apparatus, operation method thereof, and article manufacturing method

Similar Documents

Publication Publication Date Title
JP2009076658A5 (en)
TWI389221B (en) Die encapsulation method using a porous carrier
JP2007507108A5 (en)
JP2010147153A5 (en)
JP2006303371A5 (en)
JP2009513030A5 (en)
CN104465418B (en) A kind of fan-out wafer level packaging methods
WO2015018143A1 (en) Etching-before-packaging three-dimensional system-level metal circuit board structure inversely provided with chip, and technological method
JP2007329493A5 (en)
JP2012109566A5 (en)
WO2011150879A2 (en) Method for encapsulating semiconductor and structure thereof
JP2011009514A5 (en)
JP2014220439A5 (en)
JP2008218469A5 (en)
WO2012068763A1 (en) Gird-array ic chip package without carrier and manufacturing method thereof
JP2010287710A5 (en) Semiconductor device manufacturing method
JP2013069807A5 (en)
JP2010073893A5 (en)
JP2019169704A5 (en)
CN106128965A (en) A kind of manufacture method of device without substrate package
TW200409252A (en) Packaging process for improving effective die-bonding area
JP2003051561A5 (en)
TWI270190B (en) Lead frame structure and package for integrating the same
JP2010040955A5 (en)
JP2008270821A (en) Stack structure body having release layer and method for forming the same