JP2007220948A5 - - Google Patents

Download PDF

Info

Publication number
JP2007220948A5
JP2007220948A5 JP2006040687A JP2006040687A JP2007220948A5 JP 2007220948 A5 JP2007220948 A5 JP 2007220948A5 JP 2006040687 A JP2006040687 A JP 2006040687A JP 2006040687 A JP2006040687 A JP 2006040687A JP 2007220948 A5 JP2007220948 A5 JP 2007220948A5
Authority
JP
Japan
Prior art keywords
region
film
insulating film
forming
thin film
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
JP2006040687A
Other languages
Japanese (ja)
Other versions
JP2007220948A (en
Filing date
Publication date
Application filed filed Critical
Priority to JP2006040687A priority Critical patent/JP2007220948A/en
Priority claimed from JP2006040687A external-priority patent/JP2007220948A/en
Publication of JP2007220948A publication Critical patent/JP2007220948A/en
Publication of JP2007220948A5 publication Critical patent/JP2007220948A5/ja
Abandoned legal-status Critical Current

Links

Claims (15)

絶縁基板上に薄膜トランジスタを形成する方法であって
絶縁基板上に逐次下地絶縁膜、半導体膜、そしてキャップ絶縁膜を含む膜構造を形成し、
所定の光強度分布を有するレーザ光を前記膜構造に照射することにより、前記半導体膜を結晶化し、
薄膜トランジスタにおけるチャネル形成領域上のキャップ絶縁膜を残すように、前記チャネル形成領域周囲のキャップ絶縁膜をエッチングして除去し、
前記エッチングした基板全面に金属膜を堆積し、
熱処理を施して前記キャップ絶縁膜が除去された領域の前記半導体膜と前記金属膜を反応させて金属シリサイド層を形成し、
前記キャップ絶縁膜上の未反応の前記金属膜を除去し、
前記チャネル形成領域上の前記キャップ絶縁膜を除去する工程を含む、
薄膜トランジスタを形成する方法。
A method of forming a thin film transistor on an insulating substrate, wherein a film structure including a base insulating film, a semiconductor film, and a cap insulating film is sequentially formed on the insulating substrate,
By irradiating the film structure with laser light having a predetermined light intensity distribution, the semiconductor film is crystallized,
Etching and removing the cap insulating film around the channel forming region so as to leave a cap insulating film on the channel forming region in the thin film transistor,
Depositing a metal film on the entire surface of the etched substrate;
A metal silicide layer is formed by reacting the semiconductor film and the metal film in a region where the cap insulating film is removed by heat treatment,
Removing the unreacted metal film on the cap insulating film;
Removing the cap insulating film on the channel formation region;
A method of forming a thin film transistor.
さらに前記チャネル形成領域を個々のトランジスタのアイランド領域に分離する工程を含む
請求項1記載の薄膜トランジスタを形成する方法。
The method for forming a thin film transistor according to claim 1, further comprising the step of separating the channel formation region into island regions of individual transistors.
前記ゲート絶縁膜を前記トランジスタのアイランド領域上に形成し、
前記チャネル形成予定領域内の前記ゲート絶縁膜上にゲート電極パターンを形成する工程を含む、
請求項2記載の薄膜トランジスタを形成する方法。
Forming the gate insulating film on the island region of the transistor;
Forming a gate electrode pattern on the gate insulating film in the channel formation scheduled region,
A method for forming a thin film transistor according to claim 2.
前記絶縁基板はガラス基板または石英基板である
請求項1乃至3の何れか1項記載の薄膜トランジスタを形成する方法。
4. The method of forming a thin film transistor according to claim 1, wherein the insulating substrate is a glass substrate or a quartz substrate.
前記下地絶縁膜はシリコン酸化膜である
請求項1乃至3の何れか1項記載の薄膜トランジスタを形成する方法。
4. The method for forming a thin film transistor according to claim 1, wherein the base insulating film is a silicon oxide film.
前記半導体膜は非晶質または多結晶シリコン膜である
請求項1乃至3の何れか1項記載の薄膜トランジスタを形成する方法。
4. The method of forming a thin film transistor according to claim 1, wherein the semiconductor film is an amorphous or polycrystalline silicon film.
前記キャップ絶縁膜はシリコン酸化膜である
請求項1乃至3の何れか1項記載の薄膜トランジスタを形成する方法。
4. The method of forming a thin film transistor according to claim 1, wherein the cap insulating film is a silicon oxide film.
請求項1乃至7記載の薄膜トランジスタを形成する方法を用いて形成された薄膜トランジスタを表示装置を駆動または制御するためのトランジスタとして使用するアクティブマトリクス型表示装置。 8. An active matrix display device using a thin film transistor formed by the method for forming a thin film transistor according to claim 1 as a transistor for driving or controlling the display device. 絶縁基板上に薄膜トランジスタを形成する方法であって
絶縁基板上に逐次下地絶縁膜、半導体膜、そしてキャップ絶縁膜を含む膜構造を形成し、
所定の光強度分布を有するレーザ光を前記膜構造に照射することにより、前記半導体膜に前記基板に対し傾斜した結晶化領域を生成し、
薄膜トランジスタにおけるチャネル形成領域上のキャップ絶縁膜を残すように、前記チャネル形成領域周囲のキャップ絶縁膜をエッチングして除去し、
前記エッチングした基板全面に金属膜を堆積し、
熱処理を施して前記キャップ絶縁膜が除去された領域の前記半導体膜と前記金属膜を反応させて金属シリサイド層を形成し、
前記キャップ絶縁膜上の未反応の前記金属膜を除去し、
前記チャネル形成領域上の前記キャップ絶縁膜を除去する工程を含む、
薄膜トランジスタを形成する方法。
A method of forming a thin film transistor on an insulating substrate, wherein a film structure including a base insulating film, a semiconductor film, and a cap insulating film is sequentially formed on the insulating substrate,
By irradiating the film structure with laser light having a predetermined light intensity distribution, a crystallized region inclined with respect to the substrate is generated in the semiconductor film,
Etching and removing the cap insulating film around the channel forming region so as to leave a cap insulating film on the channel forming region in the thin film transistor,
Depositing a metal film on the entire surface of the etched substrate;
A metal silicide layer is formed by reacting the semiconductor film and the metal film in a region where the cap insulating film is removed by heat treatment,
Removing the unreacted metal film on the cap insulating film;
Removing the cap insulating film on the channel formation region;
A method of forming a thin film transistor.
基板に対して傾斜を有するように結晶成長された結晶化領域を有する半導体薄膜にソース領域、チャネル領域、およびドレイン領域を有し、前記チャネル領域上部にゲート絶縁膜およびゲート電極を有する薄膜トランジスタであって、
前記チャネル領域は前記基板に対して傾斜した結晶化領域に設けられていることを特徴とする薄膜トランジスタ。
A thin film transistor having a source region, a channel region, and a drain region in a semiconductor thin film having a crystallization region grown so as to be inclined with respect to a substrate, and having a gate insulating film and a gate electrode on the channel region. And
The thin film transistor, wherein the channel region is provided in a crystallization region inclined with respect to the substrate.
絶縁基板上に薄膜トランジスタを形成する方法であって
絶縁基板上に逐次下地絶縁膜、半導体膜、そしてキャップ絶縁膜を含む膜構造を形成し、
所定の光強度分布を有するレーザ光を前記膜構造に照射することにより、前記半導体膜の所定の結晶成長の開始位置より前記基板に対して横方向に結晶成長させた結晶化領域を生成し、
前記薄膜トランジスタのチャネル形成領域上のキャップ絶縁膜を残すように、前記チャネル形成領域周囲のキャップ絶縁膜をエッチングして除去し、
前記エッチングした基板全面に金属膜を堆積し、
熱処理を施して前記キャップ絶縁膜が除去された領域の前記半導体膜と前記金属膜を反応させて金属シリサイド層を形成し、
前記キャップ絶縁膜上の未反応の前記金属膜を除去し、
前記チャネル形成領域上の前記キャップ絶縁膜を除去する工程を含む、
薄膜トランジスタを形成する方法。
A method of forming a thin film transistor on an insulating substrate, wherein a film structure including a base insulating film, a semiconductor film, and a cap insulating film is sequentially formed on the insulating substrate,
By irradiating the film structure with laser light having a predetermined light intensity distribution, a crystallized region in which crystal growth is performed in a lateral direction with respect to the substrate from a start position of predetermined crystal growth of the semiconductor film is generated,
Etching and removing the cap insulating film around the channel forming region so as to leave a cap insulating film on the channel forming region of the thin film transistor;
Depositing a metal film on the entire surface of the etched substrate;
A metal silicide layer is formed by reacting the semiconductor film and the metal film in a region where the cap insulating film is removed by heat treatment,
Removing the unreacted metal film on the cap insulating film;
Removing the cap insulating film on the channel formation region;
A method of forming a thin film transistor.
所定の結晶成長の開始位置より横方向に結晶成長された結晶化領域を有する半導体薄膜にソース領域、チャネル領域、およびドレイン領域を有し、前記チャネル領域上部にゲート絶縁膜およびゲート電極を有する薄膜トランジスタであって、
前記ドレイン領域又は前記ソース領域の前記チャネル領域側端部は結晶成長の開始位置を除く結晶化領域に設けられていることを特徴とする薄膜トランジスタ。
A thin film transistor having a source region, a channel region, and a drain region in a semiconductor thin film having a crystallization region laterally grown from a predetermined crystal growth start position, and having a gate insulating film and a gate electrode above the channel region Because
A thin film transistor, wherein an end of the drain region or the source region on the channel region side is provided in a crystallization region excluding a crystal growth start position.
絶縁基板上に逐次形成された下地絶縁膜、半導体膜、そしてキャップ絶縁膜を含む膜構造にレーザ光を照射して前記半導体膜を結晶化する結晶化装置であって、
レーザ光を発生するレーザ源と、
膜構造を有する前記絶縁基板が載置されるステージと、
前記ステージと前記レーザ光源との間に設けられ、入射角度および光強度に関して前記レーザ光を均一化するホモジナイザと、
前記ホモジナイザと前記ステージとの間に設けられ、前記ホモジナイザで均一化されたレーザ光を位相変調して、鋸歯状の繰り返しパターンの光強度分布を形成するする位相変調光学系と、
を具備することを特徴とする結晶化装置。
A crystallization apparatus for crystallizing the semiconductor film by irradiating a laser beam onto a film structure including a base insulating film, a semiconductor film, and a cap insulating film sequentially formed on an insulating substrate,
A laser source for generating laser light;
A stage on which the insulating substrate having a film structure is placed;
A homogenizer provided between the stage and the laser light source, and homogenizing the laser light with respect to an incident angle and light intensity;
A phase modulation optical system that is provided between the homogenizer and the stage and phase-modulates the laser light uniformized by the homogenizer to form a light intensity distribution of a sawtooth repetitive pattern;
A crystallization apparatus comprising:
前記絶縁基板は載置台を介して前記ステージに固定されることを特徴とする請求項13記載の結晶化装置。 The crystallization apparatus according to claim 13, wherein the insulating substrate is fixed to the stage via a mounting table. 絶縁基板と、An insulating substrate;
この絶縁基板上に設けられた横方向に結晶成長された結晶粒からなる長方形状結晶化領域と、A rectangular crystallization region made of crystal grains grown in the lateral direction provided on the insulating substrate;
この長方形状結晶化領域内の短辺方向に離間して設けられたソース領域およびドレイン領域を有するPMOSトランジスタと、A PMOS transistor having a source region and a drain region spaced apart in the short side direction in the rectangular crystallization region;
前記長方形状結晶化領域内であって前記PMOSトランジスタと長辺方向に離間した位置に設けられ、且つ前記短辺方向に離間して設けられたソース領域およびドレイン領域を有するNMOSトランジスタと、An NMOS transistor having a source region and a drain region provided in the rectangular crystallization region at positions spaced apart from the PMOS transistor in the long side direction and spaced apart in the short side direction;
前記PMOSトランジスタ又はNMOSトランジスタのソース領域又はドレイン領域に接続され前記短辺方向に長く設けられた電源配線と、  A power supply line connected to the source region or drain region of the PMOS transistor or NMOS transistor and provided long in the short side direction;
前記NMOSトランジスタ又はPMOSトランジスタのドレイン領域又はソース領域に接続され前記電源配線と離隔して前記短辺方向に長く設けられた接地配線と、  A ground wiring that is connected to a drain region or a source region of the NMOS transistor or the PMOS transistor and is provided long in the short side direction and separated from the power supply wiring;
前記長方形状結晶化領域の長辺方向に長く設けられた前記PMOSトランジスタのゲート電極および前記NMOSトランジスタのゲート電極とA gate electrode of the PMOS transistor and a gate electrode of the NMOS transistor provided long in the long side direction of the rectangular crystallization region;
を具備してなることを特徴とするCMOSインバータ回路。A CMOS inverter circuit comprising:
JP2006040687A 2006-02-17 2006-02-17 Thin-film semiconductor device, and its manufacturing method Abandoned JP2007220948A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2006040687A JP2007220948A (en) 2006-02-17 2006-02-17 Thin-film semiconductor device, and its manufacturing method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2006040687A JP2007220948A (en) 2006-02-17 2006-02-17 Thin-film semiconductor device, and its manufacturing method

Publications (2)

Publication Number Publication Date
JP2007220948A JP2007220948A (en) 2007-08-30
JP2007220948A5 true JP2007220948A5 (en) 2008-03-21

Family

ID=38497883

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2006040687A Abandoned JP2007220948A (en) 2006-02-17 2006-02-17 Thin-film semiconductor device, and its manufacturing method

Country Status (1)

Country Link
JP (1) JP2007220948A (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5305696B2 (en) 2008-03-06 2013-10-02 キヤノン株式会社 Semiconductor device processing method

Similar Documents

Publication Publication Date Title
US7645337B2 (en) Systems and methods for creating crystallographic-orientation controlled poly-silicon films
JP4403599B2 (en) Semiconductor thin film crystallization method, laser irradiation apparatus, thin film transistor manufacturing method, and display apparatus manufacturing method
JP2004311935A (en) Method for making single crystal silicon film
TW200503061A (en) Crystallization method, crystallization apparatus, processed substrate, thin film transistor and display apparatus
JP2000183358A (en) Manufacture of thin-film semiconductor device
KR100753432B1 (en) Apparatus and crystallization method for polycrystalline silicon
DE102004031441A1 (en) Crystalline silicon layer forming method for liquid crystal display device, involves forming alignment key of concave shape by irradiating laser beam onto semiconductor layer, and crystallizing semiconductor layer using key
JP2009081433A (en) Crystallization method and active semiconductor film structure
US20150249006A1 (en) Method of defining poly-silicon growth direction
TW200518196A (en) Method for crystallizing amorphous silicon film
TW202034388A (en) Laser annealing method and laser annealing apparatus
JP2007220948A5 (en)
KR100611040B1 (en) Apparutus for thermal treatment using laser
JP2004063478A (en) Thin film transistor and its manufacturing method
JP2006295097A (en) Crystallizing method, thin-film transistor manufacturing method, crystallized substrate, thin-film transistor, and display device
JP2007208174A (en) Laser annealing technique, semiconductor film, semiconductor device, and electro-optical device
JP2007281465A (en) Method of forming polycrystalline film
TWI294139B (en) Method for forming polycrystalline silicon film of polycrystalline silicon tft
JP2003163165A5 (en)
WO2010101066A1 (en) Method for fabricating crystalline film and device for fabricating crystalline film
US20080305618A1 (en) Method of forming polycrystalline semiconductor film
KR100675936B1 (en) Method for forming single crystalline silicon film
JP2005285827A (en) Method and device for crystallizing semiconductor thin film, thin film transistor and display device using the thin film transistor
JP2003249448A (en) Method and apparatus for manufacturing semiconductor device, manufacturing method of semiconductor film, and semiconductor device
KR100860007B1 (en) Thin Film Transistor, The Fabricating Method Of Thin Film Transistor, Organic Light Emitting Display Device and The Fabricating Method of Organic Light Emitting Display Device