JP2007150335A - Semiconductor device - Google Patents

Semiconductor device Download PDF

Info

Publication number
JP2007150335A
JP2007150335A JP2007001026A JP2007001026A JP2007150335A JP 2007150335 A JP2007150335 A JP 2007150335A JP 2007001026 A JP2007001026 A JP 2007001026A JP 2007001026 A JP2007001026 A JP 2007001026A JP 2007150335 A JP2007150335 A JP 2007150335A
Authority
JP
Japan
Prior art keywords
film
wiring
circuit board
conductor
heat
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP2007001026A
Other languages
Japanese (ja)
Inventor
Hiroyuki Sakai
啓之 酒井
Yoshito Ikeda
義人 池田
Toshimichi Ota
順道 太田
Kaoru Inoue
薫 井上
Katsunori Nishii
勝則 西井
Takayuki Yoshida
隆幸 吉田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP2007001026A priority Critical patent/JP2007150335A/en
Publication of JP2007150335A publication Critical patent/JP2007150335A/en
Withdrawn legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/17—Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/17—Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01022—Titanium [Ti]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/102—Material of the semiconductor or solid state bodies
    • H01L2924/1025—Semiconducting materials
    • H01L2924/1026—Compound semiconductors
    • H01L2924/1032—III-V
    • H01L2924/10329—Gallium arsenide [GaAs]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H01L2924/141—Analog devices
    • H01L2924/1423—Monolithic Microwave Integrated Circuit [MMIC]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19041—Component type being a capacitor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19042—Component type being an inductor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19043—Component type being a resistor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/30105—Capacitance
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/30107—Inductance
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/3011—Impedance

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Structure Of Printed Boards (AREA)

Abstract

<P>PROBLEM TO BE SOLVED: To provide a means for preventing rupture of a resistor film by eliminating a local thermal expansion of a dielectric film caused by heat from a resistor, in a circuit board having the resistor film on the dielectric film. <P>SOLUTION: In the circuit board 1, a resistor film 6 and a wiring conductor film 7 are arranged, while being contacted directly on a dielectric BCB film 3 of a microstrip line. A recess 10 is formed, in which the thickness of the BCB film 3 immediately below the resistor film 6 is made smaller in comparison with those of other thicknesses, and the resistor film 6 is formed on the BCB film 3 in the recess 10. Heat of the resistor film 6 is quickly dissipated to a ground conductor film 2 via the thinned portion. <P>COPYRIGHT: (C)2007,JPO&INPIT

Description

本発明はマイクロストリップ線路を用いた回路基板、及びチップ実装を用いた半導体装置と実装方法に関するものであり、特に準ミリ波〜ミリ波領域で使用する高周波半導体装置およびその集積回路に関するものである。   The present invention relates to a circuit board using a microstrip line, a semiconductor device using chip mounting, and a mounting method, and more particularly to a high-frequency semiconductor device used in a quasi-millimeter wave to millimeter wave region and an integrated circuit thereof. .

近年、情報通信分野の進展は著しく、扱う周波数帯もマイクロ波帯からミリ波帯へとより高い周波数への展開が図られている。それに伴ってこれらの通信機器に用いられるトランジスタの高速化も著しく、最近ではヘテロ接合化合物半導体トランジスタなどで１００ＧＨｚを越えるカットオフ周波数をもつデバイスが実現されている。ところが、このようなマイクロ波〜ミリ波の高周波になると、トランジスタ特性もさることながら、回路実現のための実装方法が問題になる。たとえば実装工程を経た後に寄生容量や寄生インダクタンスが新たに生じることが多く、これらの寄生成分が通信機器に与える影響は周波数に比例して大きくなるため、高周波になればなるほどこれら寄生リアクタンス成分を小さく抑える必要がある。また、マイクロ波〜ミリ波の周波数帯を扱う通信機器においては、回路を構成する部材間に存在する接続要素等の寸法が波長に対して無視できない大きさとなるので、設計時には構成要素の物理的寸法を十分考慮する必要が生じる。また、当然のことながら、受動素子や線路などの回路部品には極めて正確な精度が要求される。   In recent years, the information communication field has made remarkable progress, and the frequency band to be handled has been expanded from a microwave band to a millimeter wave band. Along with this, the speed of transistors used in these communication devices has been remarkably increased, and recently, devices such as heterojunction compound semiconductor transistors having a cutoff frequency exceeding 100 GHz have been realized. However, when such a high frequency of microwave to millimeter wave is used, a mounting method for realizing a circuit becomes a problem as well as transistor characteristics. For example, parasitic capacitance and parasitic inductance are often newly generated after the mounting process, and the influence of these parasitic components on communication equipment increases in proportion to the frequency. Therefore, the higher the frequency, the smaller these parasitic reactance components. It is necessary to suppress. Also, in communication equipment that handles the microwave to millimeter wave frequency band, the dimensions of the connecting elements, etc., existing between the members that make up the circuit are insignificant with respect to the wavelength. It is necessary to fully consider the dimensions. As a matter of course, extremely accurate accuracy is required for circuit components such as passive elements and lines.

このような問題に対処しながら、低コスト・高性能で、かつ応用範囲の広い準ミリ波〜ミリ波半導体集積回路を実現するための従来技術として、非特許文献１等に示されるＭＦＩＣ(Millimeter-wave Flip-chip IC)と呼ばれる技術が提案されている。この技術はマイクロバンプボンディング法（以下ＭＢＢ法と書く）とよばれるフリップチップ実装技術を用いて寄生効果を抑えたＩＣ（モジュール）技術であり、半導体プロセスの精密性・量産性を活かしながら設計自由度をも確保し、高性能なミリ波帯ＩＣを低コストで実現できるのが特徴である。   As a conventional technique for realizing a quasi-millimeter wave to millimeter-wave semiconductor integrated circuit with low cost, high performance, and wide application range while addressing such problems, an MFIC (Millimeter shown in Non-Patent Document 1 or the like is used. A technique called -wave Flip-chip IC) has been proposed. This technology is an IC (module) technology that suppresses parasitic effects using a flip-chip mounting technology called micro-bump bonding method (hereinafter referred to as MBB method), and is free to design while taking advantage of precision and mass productivity of semiconductor processes. The feature is that it is possible to realize a high-performance millimeter-wave band IC at a low cost.

図１３は、このＭＦＩＣの構造の一部を示す断面図である。同図において、符号と部材の関係は以下の通りである。５５０は回路基板、５００はＳｉ等の基板、５０１は基板５００の主面上に形成されたＡｕ膜からなる接地導体膜、５０２はＳｉＯ2膜からなる誘電体膜、５０３は誘電体膜５０２上に導電性材料を堆積した後パターニングして形成された第１の配線導体膜をそれぞれ示す。上記第１の配線導体膜５０３，接地導体膜５０１及び誘電体膜５０２によりマイクロストリップ線路が構成されている。なお、５０４は第１の配線導体膜５０３中の電極パッドを示す。また、回路基板５５０上の配線導体膜５０３中には、ＮｉＣｒからなる抵抗体膜５０９が介設されている。また、回路基板５５０上には、第１の配線導体膜５０３を下部電極とし、ＳｉＮからなる層間絶縁膜５１０を容量部とし、Ａｕからなる第２の配線導体膜５１１を上部電極とするＭＩＭ構造のキャパシタ５１２が形成されている。さらに、誘電体膜５０２の一部に形成されたバイアホールに上記第２の配線導体膜５１１を構成する金属が埋め込まれてなる埋め込み部材５１３が設けられており、この埋め込み部材５１３を介して第２の配線導体膜５１１が接地導体膜５０１に接続されている。 FIG. 13 is a cross-sectional view showing a part of the structure of the MFIC. In the figure, the relationship between the reference numerals and members is as follows. 550 is a circuit board, 500 is a substrate such as Si, 501 is a ground conductor film made of an Au film formed on the main surface of the substrate 500, 502 is a dielectric film made of SiO 2 film, and 503 is on the dielectric film 502. 1 shows a first wiring conductor film formed by depositing a conductive material and then patterning. The first wiring conductor film 503, the ground conductor film 501 and the dielectric film 502 constitute a microstrip line. Reference numeral 504 denotes an electrode pad in the first wiring conductor film 503. Further, a resistor film 509 made of NiCr is interposed in the wiring conductor film 503 on the circuit board 550. On the circuit board 550, an MIM structure having the first wiring conductor film 503 as a lower electrode, the interlayer insulating film 510 made of SiN as a capacitor, and the second wiring conductor film 511 made of Au as an upper electrode. The capacitor 512 is formed. Further, an embedded member 513 is provided in which a metal constituting the second wiring conductor film 511 is embedded in a via hole formed in a part of the dielectric film 502. Two wiring conductor films 511 are connected to the ground conductor film 501.

そして、回路基板５５０には、化合物半導体等で構成された高周波トランジスタを内蔵する半導体チップ５０８が主面側を下方に向けた状態でフリップチップ接続されている。すなわち、半導体チップ５０８の主面側には電極パッド５０７が設けられており、この電極パッド５０７と回路基板５５０上の電極パッド５０４とがマイクロバンプ５０６を介して接続されている。   The circuit board 550 is flip-chip connected with a semiconductor chip 508 containing a high-frequency transistor made of a compound semiconductor or the like with the main surface side facing downward. That is, an electrode pad 507 is provided on the main surface side of the semiconductor chip 508, and the electrode pad 507 and the electrode pad 504 on the circuit board 550 are connected via the micro bump 506.

なお、半導体チップ５０８と回路基板５５０との間には光硬化性絶縁樹脂５０５が介在しており、この光硬化性絶縁樹脂５０５により半導体チップ５０８が回路基板５５０上に固定され、かつ光硬化性絶縁樹脂５０５の収縮力によりマイクロバンプ５０６による接続状態が強固なものとなっている。このようなフリップチップ実装法はＭＢＢ法とよばれ、実装後のバンプの高さが数μｍ以下と非常に小さくでき、かつ信頼性が高いのが特徴である。   Note that a photocurable insulating resin 505 is interposed between the semiconductor chip 508 and the circuit board 550, the semiconductor chip 508 is fixed on the circuit board 550 by the photocurable insulating resin 505, and the photocurable resin is cured. The connection state by the micro bumps 506 is firm due to the contraction force of the insulating resin 505. Such a flip-chip mounting method is called an MBB method, and is characterized in that the height of the bump after mounting can be as small as several μm or less and has high reliability.

以上のように、ＭＦＩＣはＭＢＢ法によるフリップチップ実装技術を利用することにより、マイクロバンプ５０６の厚みを数μｍ以下にすることができるので、マイクロバンプ５０６が介在することによる寄生インダクタンスは極めて低いレベル（数ｐＨ）に抑えることができ、ミリ波帯においても十分使用できる。また、ＭＦＩＣ内のマイクロストリップ線路は半導体プロセスを用いて作製できるので、アルミナ基板等の上に印刷技術を応用して配線を行う通常のハイブリッドＩＣに比べてはるかに高精度のパターニングが実現できる。すなわち、図１３に示されるように、半導体プロセスでマイクロストリップ線路だけでなく抵抗体やＭＩＭキャパシタのような受動素子を基板上に集積することが可能である。さらに、同じく半導体プロセスを用いるＭＭＩＣ(Millimeter-wave Monoloithic IC)に比べても、ＭＦＩＣにおいては、受動回路を化合物半導体基板上ではなくＳｉ等の安価な基板上に形成できるので大幅な低コスト化が可能になる。   As described above, the MFIC can reduce the thickness of the microbump 506 to several μm or less by using the flip chip mounting technique based on the MBB method, so that the parasitic inductance caused by the microbump 506 is extremely low. (Several pH) and can be sufficiently used in the millimeter wave band. In addition, since the microstrip line in the MFIC can be manufactured by using a semiconductor process, patterning with much higher accuracy can be realized as compared with a normal hybrid IC that performs wiring by applying a printing technique on an alumina substrate or the like. That is, as shown in FIG. 13, it is possible to integrate not only the microstrip line but also passive elements such as resistors and MIM capacitors on the substrate in the semiconductor process. In addition, compared to MMIC (Millimeter-wave Monoloithic IC), which uses the same semiconductor process, in MFIC, passive circuits can be formed on inexpensive substrates such as Si instead of compound semiconductor substrates. It becomes possible.

しかし、ＭＦＩＣでは薄膜誘電体膜を用いてマイクロストリップ線路を用いるために、マイクロストリップ線路の損失が比較的大きくなるという問題があった。そこで、非特許文献２等に示されるように、マイクロストリップ線路を構成する誘電体膜５０２にＢＣＢ（ベンゾシクロブテン）等の有機膜を用いるという技術が提案されている。ＢＣＢは液状の原材料を基板表面にスピンコートしてベーキングするという簡単な工程で誘電体膜を容易に形成できる。しかも、ＢＣＢ膜の誘電損失はＣＶＤ等で作製したＳｉＯ2に比べて１桁近く低く、ＳｉＯ2より厚い膜（１０μｍ以上）が容易に作製できる。膜厚が厚ければ同一インピーダンスを実現する線路幅が広くなるので、線路の抵抗成分が小さくなり、損失が低減する。すなわち、ＢＣＢを用いることでＭＦＩＣ基板の生産性が大きく向上するだけでなく、誘電損失も導体損失も減らすことができ、ＭＦＩＣのマイクロストリップ線路の損失を大きく低減することができる。
電子情報通信学会1994年秋季大会講演論文集第３９項 電子情報通信学会1996年総合大会講演論文集エレクトロニクス１巻第７８項 However, since the MFIC uses a microstrip line using a thin dielectric film, there is a problem that the loss of the microstrip line becomes relatively large. Therefore, as shown in Non-Patent Document 2 and the like, a technique of using an organic film such as BCB (benzocyclobutene) for the dielectric film 502 constituting the microstrip line has been proposed. BCB can easily form a dielectric film by a simple process in which a liquid raw material is spin-coated on a substrate surface and baked. Moreover, the dielectric loss of the BCB film is almost an order of magnitude lower than that of SiO 2 produced by CVD or the like, and a film thicker than SiO 2 (10 μm or more) can be easily produced. If the film thickness is large, the line width for realizing the same impedance is widened, so that the resistance component of the line is reduced and the loss is reduced. That is, by using BCB, not only the productivity of the MFIC substrate is greatly improved, but also the dielectric loss and the conductor loss can be reduced, and the loss of the MFIC microstrip line can be greatly reduced.
39th Proceedings of the 1994 Autumn Conference of the Institute of Electronics, Information and Communication Engineers The Institute of Electronics, Information and Communication Engineers 1996 General Conference Proc.

しかしながら、ＢＣＢ膜等の有機樹脂膜を用いたＭＦＩＣによると上記の問題は解決できるが、以下に示すような新たな問題が発生する。   However, although MFIC using an organic resin film such as a BCB film can solve the above problems, the following new problems occur.

第１の問題は、抵抗体膜が断裂することである。ＭＦＩＣ基板上の抵抗体はＮｉＣｒ等の金属薄膜を所望の抵抗値になるようにパターンニングして形成されるが、その厚さは後述する理由により数１０ｎｍ〜数１００ｎｍと非常に薄い。一方、その下部にある有機樹脂は熱伝導率が低く、熱が逃げにくい性質を持っている。従って実使用状態で抵抗体膜に電流を流して抵抗が発熱した際、熱が逃げにくいため抵抗体下方の有機樹脂膜の温度が局部的に上昇する。この温度上昇により有機樹脂膜が熱膨張して厚みが増すために、薄く堅い抵抗体膜の発熱する中央部が下から押し上げられる形になり、つまり抵抗体膜が曲げ応力を受ける。また、一般的に有機樹脂の熱膨張率は大きいので、抵抗体が引っ張り応力を受ける。このような曲げ応力や引っ張り応力によって、抵抗体が断裂を起こしてしまうという問題があった。   The first problem is that the resistor film is torn. The resistor on the MFIC substrate is formed by patterning a metal thin film such as NiCr so as to have a desired resistance value, and its thickness is very thin, from several tens of nm to several hundreds of nm for the reason described later. On the other hand, the organic resin in the lower part has a low thermal conductivity and has a property that heat is difficult to escape. Therefore, when current flows through the resistor film in actual use and the resistance generates heat, the heat hardly escapes, and the temperature of the organic resin film below the resistor locally increases. As the temperature rises, the organic resin film is thermally expanded to increase its thickness, so that the heat generating central portion of the thin and hard resistor film is pushed up from below, that is, the resistor film is subjected to bending stress. Moreover, since the thermal expansion coefficient of organic resin is generally large, the resistor is subjected to tensile stress. There has been a problem that the resistor breaks due to such bending stress and tensile stress.

我々の実験では、例えば厚みが２６μｍのＢＣＢ膜の上に大きさ５０μｍ×５０μｍ、厚さ１００ｎｍのＮｉＣｒ膜で抵抗体膜を形成した場合、わずか数ｍＡの電流を流すと断線してしまうことが分かった。抵抗体膜の膜厚を厚くすることで断裂を起こしにくくすることも考えられるが、そうすると抵抗体膜のシート抵抗値が小さくなってしまうため同じ抵抗値を実現するのに長いパターンが必要になる。ところが、抵抗体膜の長さがあまりに長くなるとインダクタンスなどの寄生成分の増加を招いてしまうので、膜厚増加には限度がある。   In our experiment, for example, when a resistor film is formed of a NiCr film having a size of 50 μm × 50 μm and a thickness of 100 nm on a BCB film having a thickness of 26 μm, if a current of only a few mA is applied, it may be disconnected. I understood. Although it may be possible to make the resistance film less likely to break by increasing the thickness of the resistor film, in this case, the sheet resistance value of the resistor film is reduced, so a long pattern is required to achieve the same resistance value. . However, if the length of the resistor film is too long, parasitic components such as inductance are increased, so there is a limit to the increase in film thickness.

第２の問題も、有機樹脂膜の放熱性の悪さに起因する半導体チップの温度上昇の問題である。ＭＦＩＣのたとえばパワーアンプ等への応用を考えた場合、パワーアンプの最高電力値を上昇させるのに、半導体チップからの発熱をどれだけ放熱できるかが大きな鍵となるが、従来の半導体装置のごとくフェースダウンで実装された半導体チップの下方に熱伝導率が低い有機樹脂膜が存在していると、熱が放散せず、半導体装置チップの温度が過上昇して、トランジスタ等の特性を悪化させるおそれがあった。   The second problem is also a problem of the temperature rise of the semiconductor chip due to the poor heat dissipation of the organic resin film. When considering the application of MFIC to, for example, a power amplifier, the key to increasing the maximum power value of the power amplifier is how much heat generated from the semiconductor chip can be dissipated. If an organic resin film with low thermal conductivity exists below the semiconductor chip mounted face down, the heat will not be dissipated and the temperature of the semiconductor device chip will rise excessively, deteriorating the characteristics of the transistor, etc. There was a fear.

本発明の第１の目的は、抵抗体膜の発熱を効率よく放散させる手段を講じることより、抵抗の断裂のない、信頼性の高い回路基板を提供することにある。   A first object of the present invention is to provide a highly reliable circuit board without resistance breakage by providing a means for efficiently dissipating heat generated by a resistor film.

本発明の第２の目的は、ＭＦＩＣ基板の構成および実装方法を改良することにより、実装チップの放熱特性を向上させ、パワーアンプのように大電力を扱うことのできるＭＦＩＣを実現することにある。   The second object of the present invention is to improve the heat dissipation characteristics of the mounting chip by improving the configuration and mounting method of the MFIC substrate, and to realize an MFIC capable of handling large power like a power amplifier. .

本発明の半導体装置は、少なくとも一部に接地用導体部を有する基板と、上記接地用導体部の上に形成された誘電体膜と、上記誘電体膜の一部を開口して形成された開口部と、上記誘電体膜の上に形成され上記接地用導体部及び上記誘電体膜と共にマイクロストリップ線路を構成する配線導体膜と、上記配線導体膜に接続される基板側電極とを有する回路基板と、半導体基板と、該半導体基板の主面上に形成された高周波トランジスタと、上記半導体基板の主面上に形成され上記高周波トランジスタに接続される電極とを有するとともに、上記主面を上方に向けた状態で上記回路基板の接地用導体膜の上に載置された半導体チップと、基部と、該基部の上に形成された配線と、該配線に接続される第１の配線電極及び第２の配線電極とを有するとともに、上記配線を下方に向け、上記第１の配線電極が上記チップ側電極に、上記第２の配線電極が上記基板側電極にそれぞれ電気的に接続されるように上記回路基板上に搭載された配線接続用チップとを備えている。   A semiconductor device according to the present invention is formed by opening a part of a substrate having a grounding conductor part at least in part, a dielectric film formed on the grounding conductor part, and a part of the dielectric film. A circuit having an opening, a wiring conductor film formed on the dielectric film and forming a microstrip line together with the grounding conductor and the dielectric film, and a substrate-side electrode connected to the wiring conductor film A substrate; a semiconductor substrate; a high-frequency transistor formed on the main surface of the semiconductor substrate; an electrode formed on the main surface of the semiconductor substrate and connected to the high-frequency transistor; A semiconductor chip mounted on the grounding conductor film of the circuit board in a state of facing the circuit board, a base, a wiring formed on the base, a first wiring electrode connected to the wiring, and With a second wiring electrode And the first wiring electrode is mounted on the circuit board so that the first wiring electrode is electrically connected to the chip side electrode and the second wiring electrode is electrically connected to the substrate side electrode. And a wiring connection chip.

これにより、半導体チップの裏面が接地導体膜と接しているので、半導体チップの裏面から接地導体膜に直接的に熱が放熱され、高い放熱性が得られる。一方、配線接続用チップをフェースダウンで回路基板に搭載するというフリップチップ技術を用いることで、ワイヤを用いなくても半導体チップと回路基板との間は電気的に接続されるので、寄生インダクタンスは小さく維持され、高周波特性は良好となる。したがって、高周波特性の優れた信頼性の高いＭＦＩＣが得られる。   Thereby, since the back surface of the semiconductor chip is in contact with the ground conductor film, heat is radiated directly from the back surface of the semiconductor chip to the ground conductor film, and high heat dissipation is obtained. On the other hand, by using the flip chip technology of mounting the wiring connection chip face down on the circuit board, the semiconductor chip and the circuit board are electrically connected without using wires, so the parasitic inductance is It is kept small and the high frequency characteristics are good. Therefore, a highly reliable MFIC having excellent high frequency characteristics can be obtained.

上記回路基板における上記配線接続用チップの配線の下方となる領域には上記配線導体膜を存在させずに、上記配線接続用チップの配線，上記回路基板の誘電体膜及び接地導体部によりマイクロストリップ線路を構成することにより、配線接続用チップを利用して、より多彩な機能を搭載した半導体装置が得られる。   A microstrip is formed by the wiring of the wiring connecting chip, the dielectric film of the circuit board, and the ground conductor portion without the wiring conductive film being present in the region below the wiring of the wiring connecting chip on the circuit board. By configuring the line, a semiconductor device having more various functions can be obtained by using the wiring connection chip.

上記誘電体膜は、ＢＣＢ（ベンゾシクロブテン），ポリイミド及びアクリルのうち少なくともいずれか１つにより構成されていることにより、損失の少ないマイクロストリップ線路が得られる。そして、これらの材料からなる誘電体膜は熱伝導率が低いので、半導体チップの下方に存在する誘電体膜によって半導体チップからの熱の放散が妨げられるが、上記半導体装置の作用により、接地導体部を介して放熱されるので、放熱性は高く維持される。   Since the dielectric film is made of at least one of BCB (benzocyclobutene), polyimide, and acrylic, a microstrip line with low loss can be obtained. And since the dielectric film made of these materials has low thermal conductivity, the dielectric film existing below the semiconductor chip prevents heat dissipation from the semiconductor chip. Since the heat is radiated through the section, the heat dissipation is maintained high.

上記半導体チップと上記回路基板とを、上記チップ側電極と上記基板側電極との接続部を含む領域に介在する光硬化収縮性絶縁樹脂により接着することにより、互いに接続される半導体チップ側の部材と回路基板側の各部材との間に圧縮応力が加わるので、両者間の接続状態がより強固なものとなる。   Semiconductor chip-side members connected to each other by bonding the semiconductor chip and the circuit board with a photo-curing shrinkable insulating resin interposed in a region including a connection portion between the chip-side electrode and the substrate-side electrode. Since a compressive stress is applied between the circuit board and each member on the circuit board side, the connection state between the two becomes stronger.

上記回路基板に、上記誘電体膜の上に形成された層間絶縁膜と、上記層間絶縁膜の少なくとも一部の上に形成され上記配線導体膜に接続される導体又は半導体からなる発熱性膜と、上記誘電体膜と上記層間絶縁膜との間で上記層間絶縁膜を挟んで上記発熱性膜と対抗するように形成され、上記誘電体膜よりも熱伝導率の高い導電性材料からなる放熱用導体膜とをさらに設けることができる。   An interlayer insulating film formed on the dielectric film on the circuit board; and a heat-generating film made of a conductor or semiconductor formed on at least a part of the interlayer insulating film and connected to the wiring conductor film; The heat radiation is made of a conductive material formed to oppose the heat generating film with the interlayer insulating film sandwiched between the dielectric film and the interlayer insulating film and having a higher thermal conductivity than the dielectric film. And a conductive film can be further provided.

上記誘電体膜の一部に厚みの薄い凹部を形成し、上記誘電体膜の凹部において上記誘電体膜の上で上記誘電体膜を挟んで上記接地用導体部と対抗するように形成され、上記配線導体膜に接続される導体又は半導体からなる発熱性膜をさらに設けることができる。   A thin concave portion is formed in a part of the dielectric film, and the concave portion of the dielectric film is formed on the dielectric film so as to face the grounding conductor portion with the dielectric film interposed therebetween. An exothermic film made of a conductor or a semiconductor connected to the wiring conductor film can be further provided.

上記誘電体膜の一部に全厚みに亘って除去されてなる凹部を形成し、上記誘電体膜の凹部内の上記接地用導体部を少なくとも覆うように形成された層間絶縁膜と、上記誘電体膜の凹部において上記層間絶縁膜の上に上記誘電体膜を挟んで上記接地用導体部と対抗するように形成され、上記配線導体膜に接続される導体又は半導体からなる発熱性膜とをさらに設けることができる。   A recess formed by removing the entire thickness of the dielectric film is formed in a part of the dielectric film, an interlayer insulating film formed so as to cover at least the grounding conductor in the recess of the dielectric film, and the dielectric A heat-generating film made of a conductor or a semiconductor connected to the wiring conductor film and formed to oppose the grounding conductor portion with the dielectric film sandwiched between the dielectric film in the recess of the body film Further, it can be provided.

このような構成により、回路基板に発熱性膜を配置した半導体装置において、発熱性膜と半導体チップとから発生する熱の放熱性を良好に維持することができ、信頼性の高い半導体装置が得られる。   With such a configuration, in a semiconductor device in which a heat generating film is disposed on a circuit board, the heat dissipation of heat generated from the heat generating film and the semiconductor chip can be maintained well, and a highly reliable semiconductor device is obtained. It is done.

本発明の回路基板によれば、抵抗体膜等の発熱性膜を有する回路基板又はこの回路基板を利用した半導体装置において、発熱性膜からの発熱を拡散させる手段を講じたので、発熱による局所的な誘電体膜の熱膨張が抑えられ、抵抗体膜の断裂を防止することができる。   According to the circuit board of the present invention, in a circuit board having a heat generating film such as a resistor film or a semiconductor device using the circuit board, means for diffusing heat generated from the heat generating film is provided. The thermal expansion of the dielectric film can be suppressed, and the resistance film can be prevented from tearing.

本発明の半導体装置によれば、回路基板上に半導体チップを搭載してなる半導体装置において、半導体チップから速やかに接地導体部へ放熱させる手段を講じたので、パワーアンプのように大電力を扱うＭＦＩＣを容易に実現することができる。   According to the semiconductor device of the present invention, in the semiconductor device in which the semiconductor chip is mounted on the circuit board, a means for quickly radiating heat from the semiconductor chip to the ground conductor is provided, so that high power is handled like a power amplifier. MFIC can be easily realized.

（第１の実施形態）
第１の実施形態は、放熱用導体膜によって発熱性膜で発生した熱を広い範囲に放散させるようにした回路基板の構造に関するものである。 (First embodiment)
The first embodiment relates to a structure of a circuit board in which heat generated in a heat generating film is dissipated over a wide range by a heat radiating conductor film.

図１（ａ）は、第１の実施形態に係る回路基板５０の一部を示す断面図である。図１（ａ）において符号と部材の関係は以下の通りである。１はＳｉやガラス等からなる基板、２は基板１の上に形成された例えばＡｕからなる接地導体膜、３はＢＣＢ（ベンゾシクロブテン）からなる第１の誘電体膜としてのＢＣＢ膜、４はＢＣＢ膜３の上にたとえばＴｉ，Ａｕを積層してなる放熱用導体膜、５は放熱用導体膜４の上に形成され後述の抵抗体膜と放熱用導電膜４とを電気的に絶縁するための例えばシリコン酸化膜からなる第２の誘電体膜としての層間絶縁膜、６は所定の抵抗値になるようにパターニングされた例えばＮｉＣｒからなる発熱性膜である抵抗体膜、７は例えばＴｉ，Ａｕを積層してなる配線導体膜である。上記配線導体膜７と、ＢＣＢ膜３と、層間絶縁膜５と、接地導体膜２とによりマイクロストリップ線路が構成されている。また、配線導体膜７と抵抗体膜６とは任意の２カ所において互いに接続されており、抵抗体膜６のうち配線導体膜との２つの接続部の間の領域が実質的に抵抗体Ｒ１として機能している。以下、この領域を実質抵抗部という。   FIG. 1A is a cross-sectional view showing a part of the circuit board 50 according to the first embodiment. In FIG. 1A, the relationship between symbols and members is as follows. 1 is a substrate made of Si, glass or the like, 2 is a ground conductor film made of, for example, Au formed on the substrate 1, 3 is a BCB film as a first dielectric film made of BCB (benzocyclobutene), 4 Is a heat-dissipating conductor film formed by laminating, for example, Ti and Au on the BCB film 3, and 5 is formed on the heat-dissipating conductor film 4 to electrically insulate a resistor film and a heat-dissipating conductive film 4 described later. For example, an interlayer insulating film as a second dielectric film made of, for example, a silicon oxide film, 6 is a resistor film that is a heat-generating film made of, for example, NiCr patterned so as to have a predetermined resistance value, It is a wiring conductor film formed by laminating Ti and Au. The wiring conductor film 7, the BCB film 3, the interlayer insulating film 5, and the ground conductor film 2 constitute a microstrip line. Further, the wiring conductor film 7 and the resistor film 6 are connected to each other at two arbitrary locations, and the region between the two connection portions of the resistor film 6 with the wiring conductor film is substantially the resistor R1. Is functioning as Hereinafter, this region is referred to as a substantial resistance portion.

本実施形態では、抵抗体膜６の下方に薄い層間絶縁膜５を挟んで放熱用導体膜４が設けられているので、抵抗体膜６に電流が流れて発熱を生じた場合、この熱は放熱用導体膜４全体からその周囲に速やかに拡散されるため、ＢＣＢ膜３が局所的に急激な温度上昇することがない。すなわち、抵抗体膜６の下地膜となっているＢＣＢ膜３は熱伝導率が低いので、抵抗体膜６で発生した熱によってＢＣＢ膜３が局所的に加熱されると、その部分だけが急激に熱膨張するために抵抗体膜６に局部的に大きな応力（特に曲げ応力）が作用して、抵抗体膜６が断裂するおそれがある。しかし、本実施形態のごとく、抵抗体膜６の下方において層間絶縁膜５とＢＣＢ膜３との間に放熱用導体膜４を介在させることにより、抵抗体膜６から下方に伝導する熱が速やかに広範囲に拡散してしまうので、放熱性に乏しいＢＣＢ膜３への熱の局所集中を緩和することができ、ＢＣＢ膜３の局部的な熱膨張を抑制することができる。よって、抵抗体膜６に作用する曲げ応力等が小さくなり、抵抗体膜６の断裂を有効に防止することができる。   In this embodiment, since the heat-dissipating conductor film 4 is provided below the resistor film 6 with the thin interlayer insulating film 5 interposed therebetween, when heat flows through the resistor film 6 and heat is generated, this heat is Since the heat radiating conductor film 4 is quickly diffused to the periphery thereof, the BCB film 3 does not increase in temperature locally. That is, since the BCB film 3 that is the base film of the resistor film 6 has a low thermal conductivity, when the BCB film 3 is locally heated by the heat generated in the resistor film 6, only that portion suddenly increases. Therefore, the resistor film 6 may be ruptured due to local large stress (particularly bending stress) acting on the resistor film 6 due to thermal expansion. However, as in the present embodiment, the heat conducting film 4 is interposed between the interlayer insulating film 5 and the BCB film 3 below the resistor film 6 so that heat conducted downward from the resistor film 6 can be rapidly conducted. Therefore, local concentration of heat on the BCB film 3 having poor heat dissipation can be reduced, and local thermal expansion of the BCB film 3 can be suppressed. Therefore, the bending stress acting on the resistor film 6 is reduced, and the resistor film 6 can be effectively prevented from being broken.

本実施形態の効果を顕著にするために、つまり抵抗体膜６の熱を速やかに放熱用導体膜４に伝えるためには、層間絶縁膜５の厚さを電気的絶縁性を保てる範囲内でできる限り薄くしておくことが好ましい。また、層間絶縁膜５の厚みが薄いことは、層間絶縁膜５自体の熱膨張により抵抗体膜６にストレスを与えないためにも好ましい。   In order to make the effect of the present embodiment remarkable, that is, in order to quickly transfer the heat of the resistor film 6 to the heat radiating conductor film 4, the thickness of the interlayer insulating film 5 is within a range in which electrical insulation can be maintained. It is preferable to make it as thin as possible. In addition, it is preferable that the thickness of the interlayer insulating film 5 is small in order not to give stress to the resistor film 6 due to thermal expansion of the interlayer insulating film 5 itself.

また、平面的に見たときの放熱用導体膜４の存在範囲は、抵抗体膜６の実質抵抗部と少なくとも一致する領域、できれば実質抵抗部を含みさらに広い領域であることが好ましく、放熱用導体膜４をこのように広く形成することによって、抵抗体膜６から発する熱を有効に放熱することができる。   Further, the range of existence of the heat dissipation conductor film 4 when viewed in plan is preferably a region at least coincident with the substantial resistance portion of the resistor film 6, preferably a wider region including the substantial resistance portion. By forming the conductor film 4 in this way, heat generated from the resistor film 6 can be effectively radiated.

次に、図１（ｂ）は、第１の実施形態の変形例に係る回路基板５０の構造を示す断面図である。図１（ｂ）に示すように、基板１の上には、接地導体膜２と、ＢＣＢ膜３と、放熱用導体膜４と、層間絶縁膜５と、抵抗体薄膜６と、３つの部分７ａ，７ｂ，７ｃからなる配線導体膜７とが形成されている。これらの部材を構成する材料は図１（ａ）に示す回路基板５０についてすでに説明したものとほぼ同じであるが、層間絶縁膜５については、後述するキャパシタの容量を考慮して誘電率の高いシリコン窒化膜により構成することが好ましい場合もある。   Next, FIG.1 (b) is sectional drawing which shows the structure of the circuit board 50 which concerns on the modification of 1st Embodiment. As shown in FIG. 1B, on the substrate 1, a ground conductor film 2, a BCB film 3, a heat radiating conductor film 4, an interlayer insulating film 5, a resistor thin film 6, and three parts are provided. A wiring conductor film 7 made of 7a, 7b, 7c is formed. The materials constituting these members are almost the same as those already described for the circuit board 50 shown in FIG. 1A, but the interlayer insulating film 5 has a high dielectric constant in consideration of the capacitance of the capacitor described later. In some cases, it may be preferable to use a silicon nitride film.

図１（ｂ）に示す構造の特徴は、ＢＣＢ膜３の上において、放熱用導体膜４と配線導体膜７ｂとが埋め込み部材９を介して接続されており、放熱用導体膜４の一部が配線としても機能するように構成されている点と、配線導体膜７ｃを上部電極とし層間絶縁膜５を容量部とし放熱用導体膜４を下部電極とするキャパシタＣ１が構成されている点である。なお、上記図１（ａ）に示す回路基板５０の構造と同様に、放熱用導体膜４の上方において、層間絶縁膜５の上に抵抗体膜６が形成されており、両端でそれぞれ配線導体膜７ａ，７ｂに接続されている。   A feature of the structure shown in FIG. 1B is that on the BCB film 3, the heat radiating conductor film 4 and the wiring conductor film 7 b are connected via the embedded member 9. And the capacitor C1 having the wiring conductor film 7c as an upper electrode, the interlayer insulating film 5 as a capacitor portion, and the heat dissipating conductor film 4 as a lower electrode. is there. Similar to the structure of the circuit board 50 shown in FIG. 1A, a resistor film 6 is formed on the interlayer insulating film 5 above the heat-dissipating conductor film 4, and wiring conductors are formed at both ends. It is connected to the films 7a and 7b.

図１（ｃ）は、図１（ｂ）に示す回路基板５０の等価回路図である。図１（ｂ），１（ｃ）に示すように、配線導体膜７の２つの点Ｘ−Ｙ間に抵抗素子Ｒ１とキャパシタＣ１とが介設された構造となっている。   FIG. 1C is an equivalent circuit diagram of the circuit board 50 shown in FIG. As shown in FIGS. 1B and 1C, a resistance element R1 and a capacitor C1 are interposed between two points XY of the wiring conductor film 7.

本実施形態では、放熱用導体膜４が抵抗体膜６の発熱を放散する機能を有するとともに、ある部分では配線として機能し、他のある部分ではキャパシタの下部電極として機能している。したがって、放熱用導体膜の利用用途の拡大を図ることができる。   In the present embodiment, the heat radiating conductor film 4 functions to dissipate the heat generated by the resistor film 6, functions as a wiring in a certain part, and functions as a lower electrode of the capacitor in another part. Therefore, it is possible to expand the usage of the heat-dissipating conductor film.

なお、変形例を含む本実施形態では接地導体膜２の上に第１の誘電体膜としてＢＣＢ膜３を設けているが、本発明は斯かる実施形態に限定されるものではなく、ＢＣＢ膜３の代わりに、熱伝導率の低い材質例えば有機樹脂などからなる誘電体膜を設けた場合にも、放熱用導体膜を設けることにより、上方の発熱性膜の断裂を防止するという効果が得られる。これは、後述の各実施形態についても同様である。   In the present embodiment including the modification, the BCB film 3 is provided as the first dielectric film on the ground conductor film 2, but the present invention is not limited to such an embodiment, and the BCB film In the case where a dielectric film made of a material having a low thermal conductivity, such as an organic resin, is provided in place of 3, the effect of preventing the upper exothermic film from being broken can be obtained by providing the heat radiating conductor film. It is done. The same applies to each embodiment described later.

また、変形例を含む本実施形態及び後述の第２〜第５の実施形態において、発熱性膜は抵抗体として機能させるために設けたものに限定されるものではない。配線や電極として使用すべく設けた導体膜においても、材質や形状によって全体あるいは局部的に大きな熱を生じることがあり、その場合にも本発明の放熱用導体膜を設けることで、下地の局部的な熱膨張による当該導体膜自身の断裂を有効に防止することができる。   Further, in the present embodiment including the modification and the second to fifth embodiments described later, the heat generating film is not limited to the one provided to function as a resistor. Even in a conductor film provided to be used as a wiring or an electrode, a large amount of heat may be generated locally or locally depending on the material and shape, and in that case, by providing the heat-dissipating conductor film of the present invention, the underlying local part It is possible to effectively prevent the conductor film itself from being broken due to thermal expansion.

さらに、変形例を含む本実施形態及び後述の第２の実施形態において、層間絶縁膜５が基板上の全面に形成されているが、必ずしも層間絶縁膜が全面に形成されている必要はなく、図１（ａ）に示す断面以外の部分において、配線導体膜７と、ＢＣＢ膜３と、接地導体膜２とによりマイクロストリップ線路が構成されていてもよいものとする。   Furthermore, in the present embodiment including the modification and the second embodiment to be described later, the interlayer insulating film 5 is formed on the entire surface of the substrate, but the interlayer insulating film is not necessarily formed on the entire surface. In a portion other than the cross section shown in FIG. 1A, a microstrip line may be constituted by the wiring conductor film 7, the BCB film 3, and the ground conductor film 2.

また、後述の第２の実施形態においても同様であるが、抵抗体膜６と放熱用導体膜４との間に介設される層間絶縁膜５の材質は、シリコン酸化膜やシリコン窒化膜に限定されるものではない。ただし、この層間絶縁膜５（第２の誘電体膜）の材質は、第１の誘電体膜（ＢＣＢ膜３）よりも高い熱伝導率を有していることが好ましい。   The same applies to a second embodiment to be described later, but the material of the interlayer insulating film 5 interposed between the resistor film 6 and the heat-dissipating conductor film 4 is a silicon oxide film or a silicon nitride film. It is not limited. However, the material of the interlayer insulating film 5 (second dielectric film) preferably has a higher thermal conductivity than the first dielectric film (BCB film 3).

（第２の実施形態）
第２の実施形態は、発熱性膜からの熱を放熱用導体膜から広く拡散するとともに、熱伝導を利用してさらに効果的に熱を逃すようにした回路基板の構造に関するものである。 (Second Embodiment)
The second embodiment relates to the structure of a circuit board in which heat from the heat-generating film is diffused widely from the heat-dissipating conductor film, and heat is more effectively released using heat conduction.

図２は、第２の実施形態に係る回路基板５０の一部を示す断面図である。図２に示すように、本実施形態に係る回路基板５０の構造は、上記第１の実施形態における図１（ａ）に示す回路基板５０の構造とほぼ同じであるが、本実施形態に係る回路基板５０の特徴は、放熱用導体膜８と接地導体膜２とが埋め込み部材８により接続されている点である。すなわち、ＢＣＢ膜３に形成された接続孔内に放熱用導体膜４を構成するＴｉ，Ａｕが埋め込まれており、この埋め込み部材８を介して放熱用導体膜４と接地導体膜２とが熱伝導率の高い材料からなる埋め込み部材８により接続されていることになる。図２に示す回路基板５０のその他の部分の構造は、図１（ａ）についてすでに説明した通りなので、図２については説明を省略する。   FIG. 2 is a cross-sectional view showing a part of the circuit board 50 according to the second embodiment. As shown in FIG. 2, the structure of the circuit board 50 according to the present embodiment is substantially the same as the structure of the circuit board 50 shown in FIG. 1A in the first embodiment, but according to the present embodiment. A feature of the circuit board 50 is that the heat radiating conductor film 8 and the ground conductor film 2 are connected by the embedded member 8. That is, Ti and Au constituting the heat dissipation conductor film 4 are embedded in the connection holes formed in the BCB film 3, and the heat dissipation conductor film 4 and the ground conductor film 2 are heated by the embedded member 8. It is connected by the embedded member 8 made of a material having high conductivity. The structure of other parts of the circuit board 50 shown in FIG. 2 is as already described with reference to FIG.

上述の第１の実施形態では、抵抗体膜６からの発熱を放熱用導体膜４全体から広い範囲に放散することでＢＣＢ膜３への熱の局所集中を防ぎ、局所的なＢＣＢ膜３の熱膨張を防止するものであったが、本実施形態では、上記第１の実施形態よりも一歩進んで、この熱をさらに迅速に外部に逃がしてしまうものである。すなわち、放熱用導体膜４がさらに大きなヒートシンクとなる接地導体膜２に接続されているため、放熱用導体膜４に伝わった熱は速やかにこのヒートシンクに逃がされ、抵抗体膜６付近のＢＣＢ膜３の温度上昇はほとんど起こらない。すなわち、基板１にＳｉや金属等の熱伝導率の高い材料を用いるといっそう効果的である。   In the first embodiment described above, the heat generation from the resistor film 6 is dissipated from the entire heat radiating conductor film 4 to a wide range, thereby preventing local concentration of heat on the BCB film 3 and the local BCB film 3. Although this was to prevent thermal expansion, in this embodiment, the process proceeds one step further than the first embodiment, and this heat is released to the outside more quickly. That is, since the heat-dissipating conductor film 4 is connected to the ground conductor film 2 serving as a larger heat sink, the heat transmitted to the heat-dissipating conductor film 4 is quickly released to the heat sink, and the BCB in the vicinity of the resistor film 6 The temperature rise of the film 3 hardly occurs. That is, it is more effective to use a material having high thermal conductivity such as Si or metal for the substrate 1.

（第３の実施形態）
第３の実施形態は、上述の第１，第２の実施形態における回路基板の構造よりも簡単な構造で、上述の第１，第２の実施形態と同等あるいはそれ以上の放熱効果を得るための回路基板の構造に関するものである。 (Third embodiment)
The third embodiment has a simpler structure than the circuit board structure in the first and second embodiments described above, and obtains a heat dissipation effect equivalent to or greater than that of the first and second embodiments described above. This relates to the structure of the circuit board.

図３は、第３の実施形態に係る回路基板５０の一部を示す断面図である。図３において符号と部材の関係は、第１の実施形態における図１に示す関係と同様である。ただし、本実施形態では第１および第２の実施形態で用いた放熱用導体４も、これと抵抗体膜６を絶縁する層間絶縁膜５も設けられていない。つまり、ＢＣＢ膜３と抵抗体膜６及び配線導体膜７とは直接接触している。そして、本実施形態の特徴は、抵抗体膜６の直下方におけるＢＣＢ膜３の厚みが他に比べて薄くなった凹部１０が形成されており、この凹部１０におけるＢＣＢ膜３の上に抵抗体膜６が形成されている点である。すなわち、この薄くなった部分を介して抵抗体膜６の発熱を速やかに接地導体膜２に逃がすように構成されている。   FIG. 3 is a sectional view showing a part of the circuit board 50 according to the third embodiment. In FIG. 3, the relationship between the reference numerals and the members is the same as the relationship shown in FIG. 1 in the first embodiment. However, in this embodiment, neither the heat dissipating conductor 4 used in the first and second embodiments nor the interlayer insulating film 5 for insulating it from the resistor film 6 is provided. That is, the BCB film 3 is in direct contact with the resistor film 6 and the wiring conductor film 7. A feature of the present embodiment is that a recess 10 in which the thickness of the BCB film 3 immediately below the resistor film 6 is thinner than the other is formed, and the resistor is formed on the BCB film 3 in the recess 10. The film 6 is formed. That is, the heat generation of the resistor film 6 is quickly released to the ground conductor film 2 through the thinned portion.

本実施形態では、発熱性膜である抵抗体膜６と接地導体膜２とを近接させたことにより、第１、第２の実施形態において用いた放熱用導体膜の機能を接地導体膜２が果たすため、より簡単な構造で上記各実施形態と同様の効果を得ることができる。   In this embodiment, the grounding conductor film 2 functions as the heat-dissipating conductor film used in the first and second embodiments by bringing the resistor film 6 that is a heat-generating film and the grounding conductor film 2 close to each other. Therefore, the same effects as those of the above embodiments can be obtained with a simpler structure.

本実施形態において、抵抗体膜６の直下方におけるＢＣＢ膜３の厚さは、熱が速やかに接地導体膜に伝わるようにできる限り薄いことが好ましい。また、抵抗体膜６の直下方におけるＢＣＢ膜３の厚みが薄いことにより、ＢＣＢ膜３の熱膨張した部分と熱膨張していない部分との厚みの差が小さくなるので、ＢＣＢ膜３の局部的な熱膨張によって抵抗体膜６が受ける曲げ応力等も低減される。   In the present embodiment, the thickness of the BCB film 3 immediately below the resistor film 6 is preferably as thin as possible so that heat can be quickly transferred to the ground conductor film. Further, since the thickness of the BCB film 3 immediately below the resistor film 6 is small, the difference in thickness between the thermally expanded portion and the non-thermally expanded portion of the BCB film 3 is reduced. The bending stress received by the resistor film 6 due to the thermal expansion is also reduced.

（第４の実施形態）
第４の実施形態は、第３の実施形態と同様の効果を別の構成で実現しようとするものである。 (Fourth embodiment)
In the fourth embodiment, the same effect as that of the third embodiment is to be realized by another configuration.

図４は第４の実施形態に係る回路基板５０の一部を示す断面図である。図４に示すように、本実施形態の回路基板５０の構造は、上記第３の実施形態における図３に示す回路基板５０の構造において、抵抗体膜６の直下方におけるＢＣＢ膜３を除去するとともに、抵抗体膜６と接地導体膜２との間にシリコン窒化膜からなる層間絶縁膜１２を介在させたものである。すなわち、抵抗体膜６で発生した熱を層間絶縁膜１２を介して接地導体膜２に逃すようにしている。   FIG. 4 is a cross-sectional view showing a part of a circuit board 50 according to the fourth embodiment. As shown in FIG. 4, the structure of the circuit board 50 of the present embodiment is such that the BCB film 3 just under the resistor film 6 is removed from the structure of the circuit board 50 shown in FIG. 3 of the third embodiment. In addition, an interlayer insulating film 12 made of a silicon nitride film is interposed between the resistor film 6 and the ground conductor film 2. That is, heat generated in the resistor film 6 is released to the ground conductor film 2 through the interlayer insulating film 12.

本実施形態では、第３の実施形態に比べ、発熱性膜である抵抗体膜６と接地導体膜２との間に層間絶縁膜１２のみを介在させているので、この層間絶縁膜１２を構成するための材料としてＢＣＢ膜３よりも熱伝導率の高い絶縁材料を選択して（本実施形態ではシリコン窒化膜）使用することで、第３の実施形態に係る回路基板５０の構造よりもさらに高い放熱効果を発揮することができる。また、層間絶縁膜１２の材質を自由に選ぶことができるため、より薄膜化が容易となり、この第２の誘電体膜を薄くすることにより第３の実施形態よりも効果的に放熱することが可能になる。   In this embodiment, since only the interlayer insulating film 12 is interposed between the resistor film 6 which is a heat generating film and the ground conductor film 2 as compared with the third embodiment, the interlayer insulating film 12 is configured. By selecting and using an insulating material having a higher thermal conductivity than the BCB film 3 (a silicon nitride film in the present embodiment) as a material for achieving this, the structure of the circuit board 50 according to the third embodiment is further increased. A high heat dissipation effect can be exhibited. In addition, since the material of the interlayer insulating film 12 can be freely selected, it is easier to make the film thinner, and by making the second dielectric film thinner, heat can be radiated more effectively than in the third embodiment. It becomes possible.

（第５の実施形態）
第５の実施形態は、発熱性膜である抵抗体膜の下方をトンネル状にすることにより熱放散機能を高めるようにした回路基板の構造に関する。図５（ａ）及び図５（ｂ）は、本実施形態における回路基板５０の２つのタイプを示す断面図である。いずれの場合にも、シリコン，ガラス等からなる基板１の上にＡｕ等からなる接地導体膜２が形成され、さらに接地導体膜２の上にＢＣＢ膜３が形成されている点は同じである。 (Fifth embodiment)
The fifth embodiment relates to a circuit board structure in which a heat dissipation function is enhanced by forming a tunnel shape below a resistor film, which is a heat-generating film. FIGS. 5A and 5B are cross-sectional views showing two types of circuit boards 50 in the present embodiment. In any case, the ground conductor film 2 made of Au or the like is formed on the substrate 1 made of silicon, glass or the like, and the BCB film 3 is formed on the ground conductor film 2 in the same way. .

ここで、図５（ａ）に示すタイプの回路基板５０においては、ＢＣＢ膜３の一部に凹部が形成され、抵抗体膜６は凹部を跨いで両端でＢＣＢ膜３に支持されるように形成されている。そして、抵抗体膜６は、その両端部において抵抗体膜の上にオーバーラップして形成されている配線導体膜７ａ，７ｂに接続されている。つまり、この２つの接続部の間の領域において抵抗体膜６の下方にトンネル部２０が形成されている。   Here, in the circuit board 50 of the type shown in FIG. 5A, a recess is formed in a part of the BCB film 3, and the resistor film 6 is supported by the BCB film 3 at both ends across the recess. Is formed. The resistor film 6 is connected to wiring conductor films 7a and 7b formed on both ends of the resistor film 6 so as to overlap the resistor film. That is, the tunnel portion 20 is formed below the resistor film 6 in the region between the two connection portions.

また、図５（ｂ）のタイプの回路基板５０においては、抵抗体膜６がその両端部で配線導体膜７ａ，７ｂの上にオーバーラップするように形成されている。つまり、ＢＣＢ膜３の上面はフラットに形成されているが、抵抗体膜６の下方において配線導体膜の存在しない部分がトンネル部２０となっている。   In the circuit board 50 of the type shown in FIG. 5B, the resistor film 6 is formed so as to overlap the wiring conductor films 7a and 7b at both ends thereof. In other words, the upper surface of the BCB film 3 is formed flat, but the portion where the wiring conductor film does not exist below the resistor film 6 is the tunnel portion 20.

図５（ａ）及び図５（ｂ）に示す２つのタイプの回路基板５０のいずれにおいても、発熱性膜である抵抗体膜６の下方がトンネル部２０となっていて、ＢＣＢ膜３そのものが存在しないので、ＢＣＢ膜３の局部的な加熱による熱膨張が極めてわずかであり、かつ局部的な熱膨張が生じても抵抗体膜６がされによって曲げ応力等を受けることがない。したがって、ＢＣＢ膜３の局部的な熱膨張による抵抗体膜６の断裂を確実に防止することができる。   In both of the two types of circuit boards 50 shown in FIG. 5A and FIG. 5B, the lower part of the resistor film 6 which is a heat generating film is a tunnel portion 20, and the BCB film 3 itself is formed. Since it does not exist, the thermal expansion due to local heating of the BCB film 3 is extremely small, and even if the local thermal expansion occurs, the resistor film 6 is not subjected to bending stress or the like. Accordingly, it is possible to reliably prevent the resistor film 6 from being broken due to local thermal expansion of the BCB film 3.

次に、図６（ａ）〜図６（ｃ）を参照しながら、上記図５（ｂ）に示す回路基板５０の製造工程の概略的に説明する。   Next, the manufacturing process of the circuit board 50 shown in FIG. 5B will be schematically described with reference to FIGS. 6A to 6C.

まず、図６（ａ）に示すように、Ｓｉ，ガラス等からなる基板１の上にＡｕ等を全面に堆積して接地導体膜２を形成し、接地導体膜２の全面上にＢＣＢ膜３を２６μｍ程度の厚みで形成する。そして、ＢＣＢ膜３の上にＡｕ等の膜を堆積した後これをパターニングして、所定の距離を隔てて２つの部分７ａ，７ｂに分かれる配線導体膜７を形成する。さらに、その上にフォトレジスト膜を堆積した後これをエッチバックして、２つの配線導体膜７ａ，７ｂの間に埋め込みフォトレジスト膜２１を残す。   First, as shown in FIG. 6A, Au or the like is deposited on the entire surface of the substrate 1 made of Si, glass or the like to form the ground conductor film 2, and the BCB film 3 is formed on the entire surface of the ground conductor film 2. With a thickness of about 26 μm. Then, after depositing a film of Au or the like on the BCB film 3, this is patterned to form a wiring conductor film 7 that is divided into two portions 7a and 7b at a predetermined distance. Further, after a photoresist film is deposited thereon, it is etched back to leave a buried photoresist film 21 between the two wiring conductor films 7a and 7b.

次に、図６（ｂ）に示すように、基板の全面上にＮｉＣｒ膜を堆積した後これをパターニングして、配線導体膜７ａ，７ｂ及び埋め込みフォトレジスト膜２１に跨る抵抗体膜６を形成する。このとき、抵抗体膜６は両端部で配線導体膜７ａ，７ｂに接続された状態となっている。   Next, as shown in FIG. 6B, a NiCr film is deposited on the entire surface of the substrate and then patterned to form a resistor film 6 straddling the wiring conductor films 7a and 7b and the buried photoresist film 21. To do. At this time, the resistor film 6 is connected to the wiring conductor films 7a and 7b at both ends.

次に、図６（ｃ）に示すように、埋め込みフォトレジスト膜２１をリフトオフ法により選択的に除去することにより、抵抗体膜２０の下方にトンネル部２０を形成する。   Next, as shown in FIG. 6C, the buried photoresist film 21 is selectively removed by a lift-off method, thereby forming a tunnel portion 20 below the resistor film 20.

なお、図５（ａ）のタイプの回路基板５０は、上記図６（ａ）〜６（ｃ）に示す製造工程とほぼ同様の製造工程によって形成される。すなわち、あらかじめＢＣＢ膜の一部に凹部を形成し、その凹部にフォトレジスト膜を埋め込んだ後、抵抗体膜を形成し、さらに、抵抗体膜の上に配線導体膜を形成するという手順により形成することができる。   Note that the circuit board 50 of the type shown in FIG. 5A is formed by a manufacturing process substantially similar to the manufacturing process shown in FIGS. That is, a recess is formed in part of the BCB film in advance, a photoresist film is embedded in the recess, a resistor film is formed, and a wiring conductor film is further formed on the resistor film. can do.

（第６の実施形態）
第６の実施形態以下の実施形態は、回路基板上に半導体チップをフリップチップ実装するようにした半導体装置の構成において、半導体チップの放熱特性を向上するための構成に関するものである。 (Sixth embodiment)
Sixth Embodiment The following embodiment relates to a structure for improving the heat dissipation characteristics of a semiconductor chip in the structure of a semiconductor device in which a semiconductor chip is flip-chip mounted on a circuit board.

図７は、第６の実施形態に係る半導体装置の一部を示す断面図である。図７において符号と部材の関係は以下の通りである。回路基板５０において、１はＳｉ，ガラス等からなる基板、２は基板１の上に形成された例えばＡｕからなる接地導体膜、３はＢＣＢ膜、１０４ａ、１０４ｂはボンディング用の電極パッドであり、中央の電極パッド１０４ｂは、図７に示す断面以外の部分において、誘電体膜３上のたとえばＴｉ，Ａｕの積層膜で構成される配線導体膜に接続されている。この配線導体膜は、誘電体膜３、接地導体膜２とともにマイクロストリップ線路を構成している。また、図中両端の電極パッド１０４ａは、ＢＣＢ膜３に形成された接続孔にＡｕ等の金属を埋め込んでなる埋め込み部材２００を介して接地導体膜２に接続されている。この埋め込み部材２００を介して電極パッド１０４ａと接地導体膜２とが電気的に接続されていると同時に、ＢＣＢ膜３上で電極パッド１０４ａが機械的にも安定に固定されている。   FIG. 7 is a cross-sectional view showing a part of the semiconductor device according to the sixth embodiment. In FIG. 7, the relationship between the symbols and members is as follows. In the circuit board 50, 1 is a substrate made of Si, glass or the like, 2 is a ground conductor film made of, for example, Au formed on the substrate 1, 3 is a BCB film, 104a and 104b are electrode pads for bonding, The central electrode pad 104b is connected to a wiring conductor film formed of, for example, a laminated film of Ti and Au on the dielectric film 3 at a portion other than the cross section shown in FIG. This wiring conductor film constitutes a microstrip line together with the dielectric film 3 and the ground conductor film 2. In addition, the electrode pads 104a at both ends in the figure are connected to the ground conductor film 2 via an embedded member 200 in which a metal such as Au is embedded in a connection hole formed in the BCB film 3. The electrode pad 104a and the ground conductor film 2 are electrically connected via the embedded member 200, and at the same time, the electrode pad 104a is mechanically stably fixed on the BCB film 3.

一方、回路基板５０上に搭載される半導体チップ１０８は大電力用トランジスタが内蔵されている。半導体チップ１０８には、接地用の電極パッド１０７ａと、回路基板５０上の受動素子との接続用の電極パッド１０７ｂが設けられており、この電極パッド１０７ａ，１０７ｂと回路基板５０上の電極パッド１０４ａ，１０４ｂとの間に、それぞれ接続用のマイクロバンプ１０６が介在している。そして、半導体チップ１０８は、マイクロバンプ１０６を介して、例えば図示はしていないが光硬化型樹脂の収縮力を利用したフリップチップ実装法により回路基板５０に接続されている。   On the other hand, the semiconductor chip 108 mounted on the circuit board 50 contains a high-power transistor. The semiconductor chip 108 is provided with electrode pads 107a for grounding and electrode pads 107b for connection with passive elements on the circuit board 50. The electrode pads 107a and 107b and the electrode pads 104a on the circuit board 50 are provided. , 104b, connecting micro bumps 106 are interposed. Then, the semiconductor chip 108 is connected to the circuit board 50 through the micro bumps 106 by, for example, a flip chip mounting method using a contraction force of a photo-curing resin (not shown).

本実施形態の特徴は、上記埋め込み部材２００，電極パッド１０４ａ及びマイクロバンプ１０６により、半導体チップ１０８で発生した熱を接地導体膜２に逃すための放熱用部材が構成されている点である。すなわち、本実施形態では、半導体チップ１０８の接地用の電極パッド１０７ａはマイクロバンプ１０６を介して基板上の電極パッド１０４ａに接続され、この電極パッド１０４ａは埋め込み部材２００を介して接地導体膜２に接続されているので、通電時の半導体チップ１０８からの発熱は、埋め込み部材２００を介して速やかに接地導体膜２に逃がされる。ＭＢＢ法で実装した場合、マイクロバンプ１０６の厚みは５μｍ以下程度に非常に薄くできるので、電極パッド１０７ａから接地導体膜２に至る経路全体の熱抵抗を小さくすることは容易であり、放熱効率は極めて良い。特に、基板をＳｉ等の放熱にすぐれた材料を用いることで、さらに効率よく放熱することが可能になる。このような構成とすることで、従来応用が難しいとされていたパワーアンプ等の大電力を扱う回路もＭＦＩＣで実現することが可能になる。パワーアンプに使用されるＧａＡｓ基板は放熱性が悪いことから、ＧａＡｓ基板上にパワートランジスタを搭載した半導体装置においては、従来ＧａＡｓ基板の裏面を冷却板に接続する構造を採っているが、本実施形態のように主面側の接地用電極パッド１０７ａを介して半導体チップ内の熱を接地用導体膜に逃す構成を採ることで、容易にＭＦＩＣ化を図ることができる。   The feature of this embodiment is that the burying member 200, the electrode pad 104a, and the microbump 106 constitute a heat radiating member for releasing heat generated in the semiconductor chip 108 to the ground conductor film 2. That is, in this embodiment, the grounding electrode pad 107 a of the semiconductor chip 108 is connected to the electrode pad 104 a on the substrate through the microbump 106, and this electrode pad 104 a is connected to the grounding conductor film 2 through the embedded member 200. Since they are connected, the heat generated from the semiconductor chip 108 during energization is quickly released to the ground conductor film 2 through the embedded member 200. When mounted by the MBB method, the thickness of the micro bump 106 can be made very thin to about 5 μm or less, so it is easy to reduce the thermal resistance of the entire path from the electrode pad 107a to the ground conductor film 2, and the heat dissipation efficiency is Very good. In particular, by using a material having excellent heat dissipation such as Si for the substrate, it becomes possible to dissipate heat more efficiently. With such a configuration, a circuit that handles high power, such as a power amplifier, which has been considered difficult to apply in the past, can also be realized by MFIC. Since the GaAs substrate used for power amplifiers has poor heat dissipation, semiconductor devices with a power transistor mounted on the GaAs substrate have conventionally used a structure in which the back surface of the GaAs substrate is connected to a cooling plate. By adopting a configuration in which the heat in the semiconductor chip is released to the grounding conductor film through the grounding electrode pad 107a on the main surface side as in the embodiment, MFIC can be easily achieved.

なお、図７に示す構造では、回路基板５０の埋め込み部材２００がマイクロバンプ１０６の直下方に位置しているが、本発明は斯かる構造に限定されるものではなく、埋め込み部材２００は回路基板５０の電極パッド１０４ａにさえ接続されいれば、熱伝導により半導体チップ１０８からの熱を接地導体膜に逃すことができる。   In the structure shown in FIG. 7, the embedding member 200 of the circuit board 50 is located immediately below the micro bump 106. However, the present invention is not limited to such a structure, and the embedding member 200 is a circuit board. If even 50 electrode pads 104a are connected, heat from the semiconductor chip 108 can be released to the ground conductor film by heat conduction.

図８（ａ）は、マイクロバンプ１０６と埋め込み部材２００との中心の平面位置が食い違っている場合の回路基板５０の平面図である。このような構造でも、接地用の電極パッド１０４ａの下方に形成された埋め込み部材２００を介して、半導体チップ１０８の熱が接地導体膜１０２に逃されることがわかる。ただし、熱を効果的に逃すには、図８（ａ）に示すように、マイクロバンプ１０６と埋め込み部材２００とが平面的に見てオーバーラップしていることが好ましい。   FIG. 8A is a plan view of the circuit board 50 in the case where the planar positions of the centers of the micro bump 106 and the embedded member 200 are different. Even with such a structure, it can be seen that the heat of the semiconductor chip 108 is released to the ground conductor film 102 through the embedded member 200 formed below the ground electrode pad 104a. However, in order to effectively release heat, as shown in FIG. 8A, it is preferable that the micro bumps 106 and the embedded member 200 overlap each other when seen in a plan view.

なお、本実施形態及び後述の各実施形態において、信号用の電極パッド１０７ｂと回路基板５０上の信号用電極パッド１０４ｂとの間にはマイクロバンプ１０６が介在しているが、本発明の効果を発揮する上で両者間にマイクロバンプは必ずしも必要ではなく、直接電極パッド同士が接続されていてもよい。   In the present embodiment and each of the embodiments described later, the micro bumps 106 are interposed between the signal electrode pads 107b and the signal electrode pads 104b on the circuit board 50. Microbumps are not necessarily required between the two in order to exhibit them, and the electrode pads may be directly connected to each other.

また、図８（ｂ）は半導体チップ１０８の構造例を示す平面図である。同図に示されるように、パワートランジスタは、ゲート電極，ドレイン電極及びソース電極により構成されている。そして、図７中の電極パッド１０７ａは図８（ｂ）に示すソース電極に接続されるソースパッドであり、図７中の電極パッド１０７ｂは図８（ｂ）に示すドレイン電極に接続されるドレインパッドである。なお、ゲート電極に接続されるゲートパッドは図７には図示されていない。   FIG. 8B is a plan view showing a structural example of the semiconductor chip 108. As shown in the figure, the power transistor includes a gate electrode, a drain electrode, and a source electrode. The electrode pad 107a in FIG. 7 is a source pad connected to the source electrode shown in FIG. 8B, and the electrode pad 107b in FIG. 7 is a drain connected to the drain electrode shown in FIG. 8B. It is a pad. Note that the gate pad connected to the gate electrode is not shown in FIG.

（第７の実施形態）
図９は、第７の実施形態に係る半導体装置の一部を示す断面図である。図９において符号と部材の関係は埋め込み部材兼バンプ２０１を除き図７と同じである。本実施形態では、ＢＣＢ膜３に形成された接続孔に埋め込む金属膜を厚めにしてＢＣＢ膜３の上面よりも上方に突出する埋め込み部材兼バンプ２０１を形成しておき、半導体チップ１０８をフリップ実装したときに、信号接続用の電極パッド１０７ｂがマイクロバンプを介して回路基板５０上の電極パッド１０４ｂに接続されると同時に、接地用の電極パッド１０７ａが埋め込み部材兼バンプ２０１に接続されるようにしたものである。すなわち、本実施形態では、この埋め込み部材兼バンプ２０１により、放熱用部材が構成されている。 (Seventh embodiment)
FIG. 9 is a cross-sectional view showing a part of the semiconductor device according to the seventh embodiment. In FIG. 9, the relationship between the reference numerals and members is the same as in FIG. 7 except for the embedded member / bump 201. In the present embodiment, the metal film embedded in the connection hole formed in the BCB film 3 is thickened to form the embedded member / bump 201 protruding above the upper surface of the BCB film 3, and the semiconductor chip 108 is flip-mounted. In this case, the electrode pad 107b for signal connection is connected to the electrode pad 104b on the circuit board 50 through the micro bump, and at the same time, the electrode pad 107a for grounding is connected to the embedded member / bump 201. It is a thing. In other words, in the present embodiment, the embedded member / bump 201 constitutes a heat radiating member.

本実施形態では、上記第６の実施形態における埋め込み部材２００，電極パッド１０４ａ及びマイクロバンプ１０７ａが一体化された埋め込み部材兼バンプ２０１を設けた構造となっているので、第６の実施形態と同様の効果をより簡易なプロセスで得ることができる。   In this embodiment, the embedded member 200, the electrode pad 104a, and the micro bump 107a in the sixth embodiment are provided with the embedded member / bump 201, which is the same as in the sixth embodiment. The effect can be obtained by a simpler process.

なお、電極パッド１０７ｂ−１０４ｂ間に設けるマイクロバンプ１０６を弾力性のある材料で構成することにより、半導体チップ１０８と回路基板５０との間の３カ所における接触を確保するための各部の高さの調整は容易となる。   It should be noted that the micro bumps 106 provided between the electrode pads 107b-104b are made of an elastic material, so that the height of each part for ensuring contact at three points between the semiconductor chip 108 and the circuit board 50 can be increased. Adjustment is easy.

（第８の実施形態）
図１０は、第８の実施形態に係る半導体装置の一部を示す断面図である。図１０において符号と部材の関係は放熱・接地用支持体２１０を除き図７と同じである。本実施形態では、接地導体膜２のうち半導体チップ１０８の接地用の電極パッド１０７ａの下方となる部分の上に、接地と放熱のための導電性材料からなる支持体２１０を形成する。そして、この支持体２１０を形成した後、ＢＣＢ膜３を塗布する。支持体２１０の厚みをＢＣＢ膜３と電極パッド１０４ｂとの合計厚みと同じ程度にしておくことで、他の電極と同時にマイクロバンプを介してフリップチップ実装できる。 (Eighth embodiment)
FIG. 10 is a cross-sectional view showing a part of the semiconductor device according to the eighth embodiment. 10, the relationship between the reference numerals and members is the same as that in FIG. 7 except for the heat radiation / grounding support 210. In the present embodiment, a support 210 made of a conductive material for grounding and radiating heat is formed on a portion of the grounding conductor film 2 below the grounding electrode pad 107a of the semiconductor chip 108. And after forming this support body 210, the BCB film | membrane 3 is apply | coated. By making the thickness of the support 210 the same as the total thickness of the BCB film 3 and the electrode pad 104b, flip chip mounting can be performed through micro bumps simultaneously with other electrodes.

本実施形態では、横断面積の大きい導電性材料からなる支持体２１０を設けることで、第６および第７の実施形態よりもさらに強固で安定なチップの支持と熱放散が可能になる。   In the present embodiment, by providing the support body 210 made of a conductive material having a large cross-sectional area, it is possible to more firmly and stably support the chip and dissipate heat than in the sixth and seventh embodiments.

（第９の実施形態）
図１１は、第９の実施形態に係る半導体装置の一部を示す断面図である。図１１において符号と部材の関係は接地導体膜２の凸部２１１を除き図１０と同じである。本実施形態では、半導体チップ１０８の接地用電極パッド１０７ａの下方となる部分に凸部２１１を有する接地導体膜２を形成した後、接地導体膜２の凸部２１１の周囲にＢＣＢ膜３を塗布する。 (Ninth embodiment)
FIG. 11 is a cross-sectional view showing a part of the semiconductor device according to the ninth embodiment. 11, the relationship between the reference numerals and members is the same as that in FIG. 10 except for the convex portion 211 of the ground conductor film 2. In the present embodiment, the ground conductor film 2 having the convex portions 211 is formed on the portion below the ground electrode pad 107 a of the semiconductor chip 108, and then the BCB film 3 is applied around the convex portions 211 of the ground conductor film 2. To do.

本実施形態では、第６の実施形態における埋め込み部材２００または第８の実施形態における放熱・接地用の支持体２１０を、より簡易な方法で実現するものである。すなわち、本実施形態では放熱・接地用支持体が必要となるべき部分の接地導体膜を予め厚く形成しておき、これを放熱・接地用支持体として用いることにより、第６の実施形態における接続孔及び埋め込み部材の形成工程や、第８の実施形態における開口及び支持体を形成する工程が不要となるので、第６、第８の実施形態と同様の効果を、より簡単なプロセスで実現できる。   In the present embodiment, the embedded member 200 in the sixth embodiment or the heat radiation / ground support 210 in the eighth embodiment is realized by a simpler method. That is, in this embodiment, a portion of the ground conductor film where the support for heat dissipation / grounding is required is formed thick in advance, and this is used as the support for heat dissipation / grounding, thereby connecting in the sixth embodiment. Since the step of forming the hole and the embedded member and the step of forming the opening and the support in the eighth embodiment are not necessary, the same effects as those of the sixth and eighth embodiments can be realized by a simpler process. .

（第１０の実施形態）
図１２は第１０の実施形態に係る半導体装置の一部を示す断面図である。図９において符号と部材の関係は以下の通りである。１はＳｉやガラス等からなる基板、２は基板１の上に形成された例えばＡｕからなる接地導体膜、３はＢＣＢ膜、３１はＢＣＢ膜３の一部に形成された開口部、１０３はＢＣＢ膜３上に例えばＴｉ，Ａｕを積層して形成された配線導体膜である。上記配線導体膜１０３，誘電体膜３及び接地導体膜２によりマイクロストリップ線路が構成されている。また、１０４ｂはＢＣＢ膜３の上に形成された電極パッドであり、配線導体膜１０３に接続されている。 (Tenth embodiment)
FIG. 12 is a cross-sectional view showing a part of the semiconductor device according to the tenth embodiment. In FIG. 9, the relationship between the reference numerals and members is as follows. 1 is a substrate made of Si, glass or the like, 2 is a ground conductor film made of, for example, Au formed on the substrate 1, 3 is a BCB film, 31 is an opening formed in a part of the BCB film 3, and 103 is This is a wiring conductor film formed by laminating, for example, Ti and Au on the BCB film 3. The wiring conductor film 103, the dielectric film 3, and the ground conductor film 2 constitute a microstrip line. An electrode pad 104 b formed on the BCB film 3 is connected to the wiring conductor film 103.

ここで、本実施形態の特徴は、主面上に高周波トランジスタやパワートランジスタを有する半導体チップ１０８が、主面を上方に向けた状態で回路基板５０上に搭載されており、半導体チップ１０８と回路基板５０との間を接続するための配線接続用チップ２２０がフェースダウンで回路基板５０上にフリップチップ接続されている点である。すなわち、半導体チップ１０８の裏面と回路基板５０の接地導体膜２とが接しており、半導体チップ１０８内のトランジッスタに接続される信号用の電極パッド１０７ｂが半導体チップ１０８の主面側に形成されている。配線接続用チップ２２０は例えば半導体により構成されていて、配線接続用チップ２２０の上には、配線導体膜２２１と、この配線導体膜２２１に接続される電極パッド２２２ａ，２２２ｂとが設けられている。そして、回路基板５０上の信号用の電極パッド１０４ｂと配線接続用チップ２２０上の電極パッド２２２ｂとの間、及び半導体チップ１０８上の信号用の電極パッド１０７ｂと配線接続用チップ２２０上の電極パッド２２２ａとの間は、マイクロバンプ１０６を介してそれぞれ接続されている。すなわち、回路基板５０上の電極パッド１０４ｂと半導体チップ１０８上の電極パッド１０７ｂが、配線接続用チップ２２０上の配線導体膜２２１を利用して接続されていることになる。   Here, the feature of this embodiment is that a semiconductor chip 108 having a high-frequency transistor or a power transistor on the main surface is mounted on the circuit board 50 with the main surface facing upward, The wiring connection chip 220 for connecting to the substrate 50 is flip-chip connected to the circuit substrate 50 face down. That is, the back surface of the semiconductor chip 108 is in contact with the ground conductor film 2 of the circuit board 50, and the signal electrode pads 107 b connected to the transistors in the semiconductor chip 108 are formed on the main surface side of the semiconductor chip 108. Yes. The wiring connection chip 220 is made of, for example, a semiconductor, and a wiring conductor film 221 and electrode pads 222 a and 222 b connected to the wiring conductor film 221 are provided on the wiring connection chip 220. . The signal electrode pad 104b on the circuit board 50 and the electrode pad 222b on the wiring connection chip 220, and the signal electrode pad 107b on the semiconductor chip 108 and the electrode pad on the wiring connection chip 220 are provided. 222 a is connected to each other through a micro bump 106. That is, the electrode pad 104 b on the circuit board 50 and the electrode pad 107 b on the semiconductor chip 108 are connected using the wiring conductor film 221 on the wiring connection chip 220.

本実施形態では、熱を発生する半導体チップ１０８が接地導体膜２に直接接しているので、半導体チップ１０８で発生する熱の放熱効果を大幅に向上させることができる。しかも、半導体チップ１０８と回路基板５０上の配線導体膜１０３とは、フリップチップ実装される配線接続用チップ２２０を介して接続されているので、インダクタとなるワイヤを使用する必要もなくなり、フリップチップ接続による優れた高周波特性を得ることができる。また、配線接続用チップ２２０上の配線２２１は、回路基板５０の接地導体膜２に対しマイクロストリップ線路を構成しているので、ワイヤボンドやリボンボンドで電極を接続するのとは異なり、ＭＦＩＣの特徴であるインピーダンスの乱れのない良好な高周波接続が可能になる。一方、配線導体膜２２１のインピーダンスは、ＢＣＢ膜３の厚み、マイクロバンプ１０６の厚み等を考慮することによって設計できる。特に、ＭＢＢ法のようなマイクロバンプの厚みの小さいフリップチップ実装技術を用いることで、より正確な設計が可能になる。   In the present embodiment, since the semiconductor chip 108 that generates heat is in direct contact with the ground conductor film 2, the heat dissipation effect of the heat generated in the semiconductor chip 108 can be greatly improved. In addition, since the semiconductor chip 108 and the wiring conductor film 103 on the circuit board 50 are connected via the wiring connection chip 220 that is flip-chip mounted, it is not necessary to use a wire serving as an inductor, and the flip chip Excellent high frequency characteristics can be obtained by connection. Further, since the wiring 221 on the wiring connecting chip 220 forms a microstrip line with respect to the ground conductor film 2 of the circuit board 50, unlike the case where the electrodes are connected by wire bonding or ribbon bonding, the MFIC A good high frequency connection without the characteristic disturbance of the impedance becomes possible. On the other hand, the impedance of the wiring conductor film 221 can be designed in consideration of the thickness of the BCB film 3, the thickness of the micro bump 106, and the like. In particular, a more accurate design is possible by using a flip chip mounting technique with a small thickness of the micro bump such as the MBB method.

なお、本実施形態では設けていないが、半導体チップ１０８中にＰＨＳ（バイアホールに金属を埋め込んだヒートシンク）を形成すればさらに高い放熱効果を得ることができる。   Although not provided in this embodiment, if a PHS (heat sink in which a metal is buried in a via hole) is formed in the semiconductor chip 108, a higher heat dissipation effect can be obtained.

なお、本実施形態では配線接続用チップ２２１上には配線導体膜２２１のみを設けたが、この配線接続用チップ２２１上に小信号トランジスタやマッチング回路等を搭載することで、より高機能なＭＦＩＣが実現できる。   In this embodiment, only the wiring conductor film 221 is provided on the wiring connection chip 221, but by mounting a small signal transistor, a matching circuit, or the like on the wiring connection chip 221, a higher-performance MFIC is provided. Can be realized.

本発明は、半導体チップから速やかに接地導体部へ放熱させる手段を講じたので、パワーアンプのように大電力を扱うＭＦＩＣを容易に実現することができるので、回路基板上に半導体チップを搭載してなる半導体装置に有用である。   In the present invention, since a means for quickly dissipating heat from the semiconductor chip to the ground conductor portion is provided, an MFIC that handles high power like a power amplifier can be easily realized, so that the semiconductor chip is mounted on the circuit board. This is useful for semiconductor devices.

第１の実施形態に係る回路基板の一部を示す断面図，その変形例に係る回路基板の一部を示す断面図及びその等価回路図である。FIG. 5 is a cross-sectional view showing a part of a circuit board according to the first embodiment, a cross-sectional view showing a part of a circuit board according to a modification thereof, and an equivalent circuit diagram thereof. 第２の実施形態に係る回路基板の一部を示す断面図である。It is sectional drawing which shows a part of circuit board which concerns on 2nd Embodiment. 第３の実施形態に係る回路基板の一部を示す断面図である。It is sectional drawing which shows a part of circuit board which concerns on 3rd Embodiment. 第４の実施形態に係る回路基板の一部を示す断面図である。It is sectional drawing which shows a part of circuit board which concerns on 4th Embodiment. 第５の実施形態に係るブリッジ上の抵抗体を設けた２種類の半導体装置の一部を示す断面図である。It is sectional drawing which shows a part of two types of semiconductor device which provided the resistor on the bridge | bridging concerning 5th Embodiment. 第５の実施形態のうちの１つの回路基板の製造工程を示す断面図である。It is sectional drawing which shows the manufacturing process of one circuit board in 5th Embodiment. 第６の実施形態に係る半導体装置の一部を示す断面図である。It is sectional drawing which shows a part of semiconductor device which concerns on 6th Embodiment. 第６の実施形態に係る半導体装置の埋め込み部材とマイクロバンプとの中心位置をずらせた変形例に係る半導体装置及び半導体チップの平面図である。It is a top view of the semiconductor device and semiconductor chip which concern on the modification which shifted the center position of the embedding member and micro bump of the semiconductor device which concerns on 6th Embodiment. 第７の実施形態に係る半導体装置の一部を示す断面図である。It is sectional drawing which shows a part of semiconductor device which concerns on 7th Embodiment. 第８の実施形態に係る半導体装置の一部を示す断面図である。It is sectional drawing which shows a part of semiconductor device which concerns on 8th Embodiment. 第９の実施形態に係る半導体装置の一部を示す断面図である。It is sectional drawing which shows a part of semiconductor device which concerns on 9th Embodiment. 第１０の実施形態に係る半導体装置の一部を示す断面図である。It is sectional drawing which shows a part of semiconductor device based on 10th Embodiment. 従来のＭＦＩＣの一部を示す断面図である。It is sectional drawing which shows a part of conventional MFIC.

符号の説明Explanation of symbols

１ 基板
２ 接地導体膜（接地導体部）
３ ＢＣＢ膜（誘電体膜）
４ 放熱用導体膜
５ 層間絶縁膜
６ 抵抗体膜（発熱性膜）
７ 配線導体膜
８ 埋め込み導体部
１０ 凹部
１２ 層間絶縁膜
２０ トンネル部
２１ 埋め込みフォトレジスト膜
５０ 回路基板
１０４ａ 接地用電極パッド
１０４ｂ 信号用電極パッド
１０５ 光硬化性樹脂
１０６ マイクロバンプ
１０７ａ 接地用電極パッド
１０７ｂ 信号用電極パッド
１０８ 半導体チップ
１１１ 上部電極
２００ 埋め込み部材
２０１ 埋め込み部材兼バンプ
２１０ 支持体
２１１ 凸部
２２０ 配線接続用チップ
２２１ 配線導体膜
２２２ａ，２２２ｂ 電極パッド 1 Substrate 2 Grounding conductor film (Grounding conductor)
3 BCB film (dielectric film)
4 Conductive film for heat dissipation 5 Interlayer insulating film 6 Resistor film (heat-generating film)
7 Wiring conductor film 8 Embedded conductor portion 10 Recess 12 Interlayer insulating film 20 Tunnel portion 21 Embedded photoresist film 50 Circuit board 104a Ground electrode pad 104b Signal electrode pad 105 Photo-curing resin 106 Micro-bump 107a Ground electrode pad 107b Signal Electrode pad 108 semiconductor chip 111 upper electrode 200 embedding member 201 embedding member / bump 210 support 211 convex portion 220 chip for wiring connection 221 wiring conductor film 222a, 222b electrode pad

Claims (7)

少なくとも一部に接地用導体部を有する基板と、上記接地用導体部の上に形成された誘電体膜と、上記誘電体膜の一部を開口して形成された開口部と、上記誘電体膜の上に形成され上記接地用導体部及び上記誘電体膜と共にマイクロストリップ線路を構成する配線導体膜と、上記配線導体膜に接続される基板側電極とを有する回路基板と、
半導体基板と、該半導体基板の主面上に形成された高周波トランジスタと、上記半導体基板の主面上に形成され上記高周波トランジスタに接続される電極とを有するとともに、上記主面を上方に向けた状態で上記回路基板の接地用導体膜の上に載置された半導体チップと、
基部と、該基部の上に形成された配線と、該配線に接続される第１の配線電極及び第２の配線電極とを有するとともに、上記配線を下方に向け、上記第１の配線電極が上記チップ側電極に、上記第２の配線電極が上記基板側電極にそれぞれ電気的に接続されるように上記回路基板上に搭載された配線接続用チップと
を備えていることを特徴とする半導体装置。 A substrate having at least a part of a grounding conductor; a dielectric film formed on the grounding conductor; an opening formed by opening a part of the dielectric film; and the dielectric A circuit board having a wiring conductor film that is formed on the film and forms a microstrip line together with the grounding conductor portion and the dielectric film, and a substrate-side electrode connected to the wiring conductor film;
A semiconductor substrate; a high-frequency transistor formed on the main surface of the semiconductor substrate; an electrode formed on the main surface of the semiconductor substrate and connected to the high-frequency transistor; and the main surface is directed upward. A semiconductor chip placed on the grounding conductor film of the circuit board in a state;
A base, a wiring formed on the base, a first wiring electrode and a second wiring electrode connected to the wiring, and the first wiring electrode A semiconductor device comprising: the chip side electrode; and a wiring connection chip mounted on the circuit board so that the second wiring electrode is electrically connected to the substrate side electrode. apparatus. 上記回路基板における上記配線接続用チップの配線の下方となる領域では上記配線導体膜が存在せず、
上記配線接続用チップの配線，上記回路基板の誘電体膜及び接地導体部によりマイクロストリップ線路が構成されていることを特徴とする請求項１記載の半導体装置。 The wiring conductor film does not exist in a region below the wiring of the wiring connecting chip on the circuit board,
2. The semiconductor device according to claim 1, wherein a microstrip line is constituted by the wiring of the wiring connecting chip, the dielectric film of the circuit board, and the ground conductor. 上記誘電体膜は、ＢＣＢ（ベンゾシクロブテン），ポリイミド及びアクリルのうち少なくともいずれか１つにより構成されていることを特徴とする請求項１又は２記載の半導体装置。   3. The semiconductor device according to claim 1, wherein the dielectric film is made of at least one of BCB (benzocyclobutene), polyimide, and acrylic. 上記半導体チップと上記回路基板とが、上記チップ側電極と上記基板側電極との接続部を含む領域に介在する光硬化収縮性絶縁樹脂により接着されていることを特徴とする請求項１又は２記載の半導体装置。   The said semiconductor chip and the said circuit board are adhere | attached by the photocuring shrinkable insulating resin interposed in the area | region containing the connection part of the said chip | tip side electrode and the said board | substrate side electrode. The semiconductor device described. 上記回路基板は、
上記誘電体膜の少なくとも一部の上に形成された層間絶縁膜と、
上記層間絶縁膜の上に形成され上記配線導体膜に接続される導体又は半導体からなる発熱性膜と、
上記誘電体膜と上記層間絶縁膜との間で上記層間絶縁膜を挟んで上記発熱性膜と対抗するように形成され、上記誘電体膜よりも熱伝導率の高い導電性材料からなる放熱用導体膜と
をさらに備えていることを特徴とする請求項１又は２記載の半導体装置。 The circuit board is
An interlayer insulating film formed on at least a part of the dielectric film;
An exothermic film made of a conductor or semiconductor formed on the interlayer insulating film and connected to the wiring conductor film;
For heat dissipation, formed of a conductive material having a higher thermal conductivity than that of the dielectric film, which is formed so as to oppose the heat generating film with the interlayer insulating film sandwiched between the dielectric film and the interlayer insulating film. 3. The semiconductor device according to claim 1, further comprising a conductor film. 上記誘電体膜は、一部に厚みの薄い凹部を有し、
上記誘電体膜の凹部において上記誘電体膜の上で上記誘電体膜を挟んで上記接地用導体部と対抗するように形成され、上記配線導体膜に接続される導体又は半導体からなる発熱性膜をさらに備えていることを特徴とする請求項１又は２記載の半導体装置。 The dielectric film has a thin concave portion in part,
A heat-generating film made of a conductor or a semiconductor connected to the wiring conductor film and formed to oppose the grounding conductor portion with the dielectric film sandwiched on the dielectric film in the concave portion of the dielectric film The semiconductor device according to claim 1, further comprising: 上記誘電体膜は、一部が全厚みに亘って除去されてなる凹部を有し、
上記誘電体膜の凹部内の上記接地用導体部を少なくとも覆うように形成された層間絶縁膜と、
上記誘電体膜の凹部において上記層間絶縁膜の上に上記誘電体膜を挟んで上記接地用導体部と対抗するように形成され、上記配線導体膜に接続される導体又は半導体からなる発熱性膜と
をさらに備えていることを特徴とする請求項１又は２記載の半導体装置。 The dielectric film has a recess that is partially removed over the entire thickness,
An interlayer insulating film formed so as to cover at least the grounding conductor in the recess of the dielectric film;
A heat-generating film made of a conductor or a semiconductor connected to the wiring conductor film, which is formed on the interlayer insulating film so as to oppose the grounding conductor portion with the dielectric film interposed therebetween in the concave portion of the dielectric film The semiconductor device according to claim 1, further comprising:
JP2007001026A 2007-01-09 2007-01-09 Semiconductor device Withdrawn JP2007150335A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2007001026A JP2007150335A (en) 2007-01-09 2007-01-09 Semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2007001026A JP2007150335A (en) 2007-01-09 2007-01-09 Semiconductor device

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
JP2003090514A Division JP3962347B2 (en) 2003-03-28 2003-03-28 Circuit board and semiconductor device

Publications (1)

Publication Number Publication Date
JP2007150335A true JP2007150335A (en) 2007-06-14

Family

ID=38211262

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2007001026A Withdrawn JP2007150335A (en) 2007-01-09 2007-01-09 Semiconductor device

Country Status (1)

Country Link
JP (1) JP2007150335A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2019138760A1 (en) * 2018-01-09 2019-07-18 株式会社村田製作所 High frequency module
CN113809036A (en) * 2020-06-16 2021-12-17 株式会社村田制作所 Semiconductor device with a plurality of semiconductor chips

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2019138760A1 (en) * 2018-01-09 2019-07-18 株式会社村田製作所 High frequency module
CN111587613A (en) * 2018-01-09 2020-08-25 株式会社村田制作所 High frequency module
US11532544B2 (en) 2018-01-09 2022-12-20 Murata Manufacturing Co., Ltd. High frequency module having power amplifier mounted on substrate
CN111587613B (en) * 2018-01-09 2023-06-20 株式会社村田制作所 High frequency module
CN113809036A (en) * 2020-06-16 2021-12-17 株式会社村田制作所 Semiconductor device with a plurality of semiconductor chips
CN113809036B (en) * 2020-06-16 2024-04-02 株式会社村田制作所 Semiconductor device with a semiconductor device having a plurality of semiconductor chips

Similar Documents

Publication Publication Date Title
TW571373B (en) Semiconductor device, circuit substrate, and electronic machine
TWI528504B (en) Wafer level stack die package
TWI433292B (en) Monolithic microwave integrated circuit
KR101004842B1 (en) Electronic Chip Module
KR100660604B1 (en) Devices and packages using thin metal
US20070296075A1 (en) Package Using Selectively Anodized Metal and Manufacturing Method Thereof
JP2009500820A (en) Method and assembly for manufacturing an assembly
US20080150109A1 (en) Electronic component
US20150380343A1 (en) Flip chip mmic having mounting stiffener
GB2500380A (en) Arrangement and method of making electrical connections
KR100826738B1 (en) Circuit device and method for manufacturing same
CN106356353A (en) Substrate and substrate-applying welding structure and welding method
JP5381480B2 (en) Electronic device and method for manufacturing electronic device
US7414316B2 (en) Methods and apparatus for thermal isolation in vertically-integrated semiconductor devices
JP2008103387A (en) Semiconductor device
US11677018B2 (en) Semiconductor device and method for producing the same
JP3490851B2 (en) Circuit board
JP3962347B2 (en) Circuit board and semiconductor device
US11056423B2 (en) Semiconductor device
JP2007150335A (en) Semiconductor device
JP2004007024A (en) Semiconductor device
KR100679533B1 (en) Semiconductor device
JP2019096772A (en) Semiconductor device and semiconductor device thereof
JP3319693B2 (en) Semiconductor device and manufacturing method thereof
US20080224331A1 (en) Electronic device and method for manufacturing the same

Legal Events

Date Code Title Description
A761 Written withdrawal of application

Free format text: JAPANESE INTERMEDIATE CODE: A761

Effective date: 20091002