JP2007028705A - Driver of voltage driven semiconductor element connected in series - Google Patents

Driver of voltage driven semiconductor element connected in series Download PDF

Info

Publication number
JP2007028705A
JP2007028705A JP2005203074A JP2005203074A JP2007028705A JP 2007028705 A JP2007028705 A JP 2007028705A JP 2005203074 A JP2005203074 A JP 2005203074A JP 2005203074 A JP2005203074 A JP 2005203074A JP 2007028705 A JP2007028705 A JP 2007028705A
Authority
JP
Japan
Prior art keywords
core
circuit
series
gate
voltage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2005203074A
Other languages
Japanese (ja)
Other versions
JP4715346B2 (en
Inventor
Yasushi Abe
康 阿部
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fuji Electric Co Ltd
Original Assignee
Fuji Electric Holdings Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fuji Electric Holdings Ltd filed Critical Fuji Electric Holdings Ltd
Priority to JP2005203074A priority Critical patent/JP4715346B2/en
Publication of JP2007028705A publication Critical patent/JP2007028705A/en
Application granted granted Critical
Publication of JP4715346B2 publication Critical patent/JP4715346B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Power Conversion In General (AREA)
  • Electronic Switches (AREA)

Abstract

<P>PROBLEM TO BE SOLVED: To turn elements on/off simultaneously with no variation by resetting energy used for exciting a core at high speed in a method for balancing the switching timing by magnetically coupling the gate lines of semiconductor elements connected in series through a core. <P>SOLUTION: In a semiconductor switch circuit comprising voltage driven semiconductor elements 3 and 4 connected in series, and gate drive circuits 1 and 2 for turning on/off these voltage driven semiconductor elements wherein the gate lines are magnetically coupled through a core 5 in order to tune the signals from respective gate drive circuits, the core is demagnetized in a short time by providing a means for switching the gate resistances 15, 17, 25 and 27 of the gate drive circuit when each voltage driven semiconductor element is turned on or off to use larger resistances 16, 18, 26 and 28 after they are settled to steady state. <P>COPYRIGHT: (C)2007,JPO&INPIT

Description

この発明は、複数個直列接続された電圧駆動型半導体素子(以下、素子と略する)の素子電圧をバランスさせるためにゲートに磁気結合用磁性体を有する場合の駆動方式に関する。   The present invention relates to a driving method in the case where a gate has a magnetic coupling magnetic body in order to balance device voltages of a plurality of voltage-driven semiconductor devices (hereinafter abbreviated as devices) connected in series.

直列接続された素子を備えた電力変換装置において、素子をばらつきなく同時にオン・オフさせるために、これら素子のゲート線をコアにより磁気結合させてスイッチングタイミングをバランスさせる方法がある(特許文献1参照)。この方法を適用した時の動作を、図5に示すように素子が2個直列接続されている半導体スイッチ回路を例に説明する。
この回路において、3、4がIGBTで、直列接続されている。また、1A、2Aは、それぞれIGBT3、4のゲート駆動回路であり、お互いのゲート線は、コア5によって磁気結合されている。磁気結合させるには、図6の例のようにそれぞれのゲート線を同じコアに巻き付ける方法が知られている。これにより、IGBT3のゲート電流Ig1が流れるとコア5にはΦ1の磁束が発生し、これがゲート駆動回路2AとIGBT4間のゲート線を横切る。同様に、ゲート電流Ig2が流れるとΦ2の磁束が発生し、これがゲート駆動回路1AとIGBT3間のゲート線を横切る。これらの動作によって各ゲート線が磁気結合される。この時、コア5へのゲート線の巻数N1、N2を等しくしてIg1=Ig2の時に|Φ1|=|Φ2|となるようにし、Ig1とIg2が同極性の時に、Φ1とΦ2が逆極性となるように巻き方向を決める。
In a power conversion device including elements connected in series, there is a method of balancing switching timing by magnetically coupling the gate lines of these elements with a core in order to simultaneously turn on and off the elements (see Patent Document 1). ). The operation when this method is applied will be described by taking as an example a semiconductor switch circuit in which two elements are connected in series as shown in FIG.
In this circuit, 3 and 4 are IGBTs connected in series. Reference numerals 1A and 2A denote gate drive circuits for the IGBTs 3 and 4, respectively. The gate lines of the IGBTs 3 and 4 are magnetically coupled by the core 5. For magnetic coupling, a method of winding each gate line around the same core as in the example of FIG. 6 is known. Thereby, when the gate current Ig1 of the IGBT 3 flows, a magnetic flux of Φ1 is generated in the core 5, and this crosses the gate line between the gate drive circuit 2A and the IGBT 4. Similarly, when the gate current Ig2 flows, a magnetic flux of Φ2 is generated, which crosses the gate line between the gate drive circuit 1A and the IGBT 3. By these operations, the gate lines are magnetically coupled. At this time, the number of turns N1 and N2 of the gate line to the core 5 is made equal so that | Φ1 | = | Φ2 | when Ig1 = Ig2, and when Ig1 and Ig2 have the same polarity, Determine the winding direction so that

このような構成におけるターンオフ時の回路動作例を、図8に基づいて説明する。
図8(a)がIGBT3と4のターンオフのタイミングが同時の場合の動作波形である。それぞれのゲート(G)−ミッタ(E)間電圧波形VGE(3),VGE(4)はほぼ等しくなる。IGBTのG−E間は図7に示すように等価的にコンデンサCiesと見なすことができるため、図8(a)のようにIg1、Ig2には同波形で過渡的にCiesの放電電流が流れる。この時、コア5の巻線N1に流れる電流Ig1と巻線N2に流れる電流Ig2の極性とレベルが同じとなり、磁束Φ1とΦ2は同レベルで逆極性となるためコアに発生する磁束はΦ1とΦ2が互いに打ち消しあい零となる。そのため、磁気結合はせず、電流Ig1とIg2はそれぞれのCiesから放電電流として流れ続ける。
次に、図8(b)に示すようにIGBT3と4のターンオフタイミングがアンバランスした時(この場合、素子3が先にターンオフ)、すなわち電流Ig1がIg2よりも先に流れ出した時、|Φ1|>|Φ2|となるため、磁性体には |Φ1−Φ2|の磁束が発生し、コア5が励磁されてゲート線が磁気結合され、コア5の端子間には図9に示す向きに電圧Vc1、Vc2が発生する。この電圧は、ゲート電流Ig1に対しては減少する方向に、Ig2に対しては増加する方向に印加され、Ig1=Ig2となるように動作する。
An example of circuit operation at turn-off in such a configuration will be described with reference to FIG.
FIG. 8A shows operation waveforms when the IGBTs 3 and 4 are turned off at the same time. The voltage waveforms VGE (3) and VGE (4) between the gates (G) and the mitter (E) are substantially equal. Since the IGBT GE can be equivalently regarded as the capacitor Cies as shown in FIG. 7, a transient discharge current of Cies flows in the same waveform in Ig1 and Ig2 as shown in FIG. 8A. . At this time, the current Ig1 flowing through the winding N1 of the core 5 and the current Ig2 flowing through the winding N2 have the same polarity and level, and the magnetic fluxes Φ1 and Φ2 have the same level and opposite polarity, so the magnetic flux generated in the core is Φ1 Φ2 cancel each other and become zero. Therefore, magnetic coupling is not performed, and the currents Ig1 and Ig2 continue to flow as discharge currents from the respective Cies.
Next, as shown in FIG. 8B, when the turn-off timings of the IGBTs 3 and 4 are imbalanced (in this case, the element 3 is turned off first), that is, when the current Ig1 flows out before Ig2, | Φ1 Since |> | Φ2 |, a magnetic flux of | Φ1-Φ2 | is generated in the magnetic body, the core 5 is excited and the gate line is magnetically coupled, and the gap between the terminals of the core 5 is as shown in FIG. Voltages Vc1 and Vc2 are generated. This voltage is applied in a decreasing direction with respect to the gate current Ig1, and in an increasing direction with respect to Ig2, and operates so that Ig1 = Ig2.

以上の方法により、IGBT3と4のターンオフタイミングのゲート電流を一致させる方向にコア5が動作して、スイッチングタイミングをバランスさせることができる。これは、ターンオンタイミングのばらつき抑制に対しても同様に有効に動作する。
特開2002−204578号公報
By the above method, the core 5 operates in the direction in which the gate currents at the turn-off timings of the IGBTs 3 and 4 coincide with each other, and the switching timing can be balanced. This also works effectively for suppressing variations in turn-on timing.
JP 2002-204578 A

上記の方法によってスイッチングタイミングをバランスさせた場合の問題点は、ゲート駆動回路1Aと2Aの回路モードが同じになった時に、コア5を励磁したエネルギーを如何に高速にリセットするかである。即ちリセット電流の振動が減衰してリセットが終了するまでにかかる時間を如何に短縮するかである。ここで、コアを磁気リセットする際の回路動作について説明する。
図9にターンオフ動作時のコアのリセット時におけるゲート駆動回路内部の回路を含めた等価回路を、図10に各部波形例を示す。
この回路では簡単化のため、コアの漏れインダクタンスは無視する。ここで、1A、2Aはゲート駆動回路、10A、20Aはパルス分配回路、11,21はゲート駆動回路の順バイアス用トランジスタ、13および23が逆バイアス用トランジスタ、15、25がオン用ゲート抵抗、17、27がオフ用ゲート抵抗、19F、29Fが順バイアス用電源、19R、29Rが逆バイアス用電源、Lmがコアの励磁インダクタンス、Cies1及びCies2がIGBT3及び4の入力容量である。ゲート駆動回路1Aが2Aより先に逆バイアス状態、即ちトランジスタ13がトランジスタ23より先にオンすると、図11に示すように励磁電流Imが流れてコアが励磁され、Vc1、Vc2の電圧が印加される。
次にゲート駆動回路2Aが逆バイアス状態となりゲート駆動回路1Aと2Aの回路モードが同じになると、コアがリセット動作に入る。この時、図12のように励磁電流Imの経路は経路1と経路2に分流する。等価回路は図13のようになり、励磁インダクタンスLmとIGBT3、4の入力容量Cies1、Cies2によって振動して、それぞれのゲート抵抗17、27によって減衰する。しかし通常ゲート抵抗は数Ω程度であるため、振動が減衰するまで長い時間がかかってしまう。即ち、コアがリセットされるまで長い時間がかかることとなり、素子のスイッチング周波数が高くなると、コアがリセットされる前に励磁され、電圧バランス効果の低下や、コアの飽和といった可能性がある。
When the switching timing is balanced by the above method, the problem is how to reset the energy that excites the core 5 at high speed when the circuit modes of the gate drive circuits 1A and 2A are the same. That is, how to shorten the time required for the reset current to attenuate and the reset to end. Here, the circuit operation when the core is magnetically reset will be described.
FIG. 9 shows an equivalent circuit including the internal circuit of the gate drive circuit at the time of resetting the core during the turn-off operation, and FIG.
For simplicity, this circuit ignores the core leakage inductance. Here, 1A and 2A are gate drive circuits, 10A and 20A are pulse distribution circuits, 11 and 21 are forward bias transistors, 13 and 23 are reverse bias transistors, 15 and 25 are on gate resistors, Reference numerals 17 and 27 are off-gate resistors, 19F and 29F are forward bias power supplies, 19R and 29R are reverse bias power supplies, Lm is a core exciting inductance, and Cies1 and Cies2 are input capacitors of the IGBTs 3 and 4. When the gate drive circuit 1A is in the reverse bias state before 2A, that is, when the transistor 13 is turned on before the transistor 23, the exciting current Im flows and the core is excited as shown in FIG. 11, and the voltages Vc1 and Vc2 are applied. The
Next, when the gate drive circuit 2A is in a reverse bias state and the gate drive circuits 1A and 2A have the same circuit mode, the core enters a reset operation. At this time, as shown in FIG. 12, the path of the excitation current Im is divided into the path 1 and the path 2. The equivalent circuit is as shown in FIG. However, since the gate resistance is usually about several Ω, it takes a long time for the vibration to attenuate. That is, it takes a long time until the core is reset, and if the switching frequency of the element is increased, the core is excited before the reset, and there is a possibility that the voltage balance effect is lowered or the core is saturated.

従って、この発明の課題は、コアに励磁されたエネルギーを、短時間でリセットすることである。   Accordingly, an object of the present invention is to reset the energy excited in the core in a short time.

上述の課題を解決するため、請求項1の発明では、直列接続された複数個の電圧駆動型半導体素子と、これらの電圧駆動型半導体素子をオン・オフするためのゲート駆動回路と、各ゲート駆動回路からの信号を同調するためにゲート線を互いにコアで磁気結合した半導体スイッチ回路において、各電圧駆動型半導体素子をターンオンまたはターンオフする時のゲート抵抗値を、これらが定常状態になった後、より大きな抵抗値に切替える抵抗値切替え手段を備え、前記コアの消磁を短時間に行うようにする。
請求項2の発明においては、前記抵抗値切替え手段は、半導体スイッチと抵抗の直列回路を並列接続し、半導体スイッチを交互に切替える方式である。
また、請求項3の発明においては、前記抵抗値切替え手段は、半導体スイッチと抵抗の直列回路を並列接続し、半導体スイッチの同時オンと選択的オンを切替える方式である。
In order to solve the above-described problem, in the invention of claim 1, a plurality of voltage-driven semiconductor elements connected in series, a gate drive circuit for turning on and off these voltage-driven semiconductor elements, and each gate In a semiconductor switch circuit in which gate lines are magnetically coupled to each other at the core in order to tune the signal from the drive circuit, the gate resistance value when each voltage drive type semiconductor element is turned on or turned off is changed to the steady state. Further, a resistance value switching means for switching to a larger resistance value is provided, and the core is demagnetized in a short time.
According to a second aspect of the present invention, the resistance value switching means is a system in which a series circuit of a semiconductor switch and a resistor is connected in parallel and the semiconductor switch is alternately switched.
According to a third aspect of the present invention, the resistance value switching means is a system in which a series circuit of a semiconductor switch and a resistor is connected in parallel so that the semiconductor switch is simultaneously turned on and selectively turned on.

本発明によれば、電圧駆動型半導体素子を多数個直列接続し、これらの素子の電圧アンバランスを抑制するために、各ゲート駆動回路からの信号を同調するためにゲート線を互いにコアで磁気結合した半導体スイッチ回路において、スイッチング終了後にゲート抵抗値を切替える回路を付加することでコアのリセットを短時間で行え、スイッチング周波数の高い変換回路においても、コアを飽和させることなく動作させることができ、直列素子の電圧アンバランスの生じない直列接続を実現できる。   According to the present invention, a large number of voltage-driven semiconductor elements are connected in series, and in order to suppress the voltage imbalance of these elements, the gate lines are magnetically connected to each other in the core in order to tune the signal from each gate drive circuit. In a coupled semiconductor switch circuit, a circuit that switches the gate resistance value after switching is added to reset the core in a short time, and even a conversion circuit with a high switching frequency can be operated without saturating the core. In addition, a series connection that does not cause voltage imbalance of series elements can be realized.

本発明の要点は、電圧駆動型半導体素子を多数個直列接続し、これらの素子の電圧アンバランスを抑制するために、各ゲート駆動回路からの信号を同調するためにゲート線を互いにコアで磁気結合した半導体スイッチ回路において、ターンオンあるいはターンオフ時のゲート抵抗値をスイッチング終了後に抵抗値の大きな抵抗に切替え、コアのリセットを短時間で行うようにした点である。   The main point of the present invention is that a large number of voltage-driven semiconductor elements are connected in series, and in order to suppress voltage imbalance of these elements, the gate lines are magnetically connected to each other in the core in order to tune the signals from the respective gate drive circuits. In the coupled semiconductor switch circuit, the gate resistance value at the time of turn-on or turn-off is switched to a resistor having a large resistance value after the switching is completed, and the core is reset in a short time.

本発明の第1の実施例を図1〜図3に示す。図1の回路構成は、図9に示す従来のゲート駆動回路に、新たにトランジスタと抵抗の直列回路を付加したものである。即ち、ゲート駆動回路1においては、従来のトランジスタ11と抵抗15の直列回路と並列にトランジスタ12と抵抗16の直列回路を、従来のトランジスタ13と抵抗17の直列回路と並列にトランジスタ14と抵抗18の直列回路を、各々接続し、ゲート駆動回路2においては、従来のトランジスタ21と抵抗25の直列回路と並列にトランジスタ22と抵抗26の直列回路を、従来のトランジスタ23と抵抗27の直列回路と並列にトランジスタ24と抵抗28の直列回路を、各々接続した回路構成である。ここで、抵抗16、26の抵抗値は抵抗15、25の抵抗値に比べ各々十分大きく選定する。また、抵抗18、28の抵抗値は抵抗17、27の抵抗値に比べ各々十分大きく選定する。   A first embodiment of the present invention is shown in FIGS. The circuit configuration of FIG. 1 is obtained by adding a series circuit of a transistor and a resistor to the conventional gate driving circuit shown in FIG. That is, in the gate drive circuit 1, a series circuit of a transistor 12 and a resistor 16 is provided in parallel with a conventional series circuit of a transistor 11 and a resistor 15, and a transistor 14 and a resistor 18 are provided in parallel with a series circuit of a conventional transistor 13 and a resistor 17. In the gate drive circuit 2, the series circuit of the transistor 22 and the resistor 26 is connected in parallel with the conventional series circuit of the transistor 21 and the resistor 25, and the conventional series circuit of the transistor 23 and the resistor 27 is connected. In this circuit configuration, a series circuit of a transistor 24 and a resistor 28 is connected in parallel. Here, the resistance values of the resistors 16 and 26 are selected to be sufficiently larger than the resistance values of the resistors 15 and 25, respectively. The resistance values of the resistors 18 and 28 are selected to be sufficiently larger than the resistance values of the resistors 17 and 27, respectively.

この回路の等価回路を図2に、各部動作を図3に示す。IGBTのオフ動作時を例に、ゲート駆動回路1を用いて回路動作を説明する。図3に示すように、オフ用トランジスタ13、14がオンする時の動作を3つのモード(モード1〜モード3)に分けて説明する。モード1は各ゲート信号のタイミングにアンバランスが発生している期間、モード2はモード1の後、各IGBTが定常状態になるまでの期間、モード3はゲート抵抗を切替えてコアをリセットする期間である。モード1ではゲートタイミングを同調するように、コア5の巻線に電圧Vc1、Vc2が発生する。その後、モード2になるとコアがリセット動作を始める。
従来技術で説明したように、この回路の状態ではリセットの経路で振動が継続するため、IGBTが定常状態になった後、トランジスタ13をオフ、トランジスタ14をオンとする。抵抗18はコアのリセット経路において、振動が継続しないような十分大きな抵抗値とすることで、コア5の巻線端子電圧Vc1、Vc2は図3の実線波形のように急速に減衰し、短時間でコアをリセットすることができる。オン動作の場合も同様にトランジスタ11、12を切替えることでコアのリセットを短時間に行うことができる。また、ゲート駆動回路2についても同様の動作となる。
The equivalent circuit of this circuit is shown in FIG. 2, and the operation of each part is shown in FIG. The circuit operation will be described using the gate drive circuit 1 by taking the IGBT off operation as an example. As shown in FIG. 3, the operation when the off transistors 13 and 14 are turned on will be described by dividing them into three modes (mode 1 to mode 3). Mode 1 is a period in which the timing of each gate signal is unbalanced, mode 2 is a period after mode 1 until each IGBT is in a steady state, and mode 3 is a period in which the gate resistance is switched to reset the core It is. In mode 1, voltages Vc1 and Vc2 are generated in the winding of the core 5 so as to synchronize the gate timing. Thereafter, when mode 2 is entered, the core starts a reset operation.
As described in the prior art, in this circuit state, the vibration continues in the reset path. Therefore, after the IGBT is in a steady state, the transistor 13 is turned off and the transistor 14 is turned on. By setting the resistance 18 to a sufficiently large resistance value so that vibration does not continue in the core reset path, the winding terminal voltages Vc1 and Vc2 of the core 5 are rapidly attenuated as shown by the solid line waveform in FIG. To reset the core. Similarly, in the ON operation, the core can be reset in a short time by switching the transistors 11 and 12. The gate drive circuit 2 also operates in the same way.

図4は本発明の第2の実施例を示す動作波形である。第1の実施例と回路構成は同じであるが、トランジスタの制御動作が異なる。
図4に回路動作を示す。第1の実施例では、抵抗値を切替える場合、二つのトランジスタ13、14を選択的に動作させているが、本実施例では、二つのトランジスタの同時オンで小さな抵抗値を、選択的オンで大きな抵抗値を作り出している。抵抗値の小さな抵抗は一般には電力用であり、小電力用で抵抗値の小さな抵抗はメーカの標準系列品からは選択しにくいという課題があるが、本方式を適用することにより、解決できる。
図4の動作例は、オン動作からオフ動作へ移行する時にはトランジスタ13と14を同時にオンさせ、IGBTが定常状態になった後、トランジスタ13をオフさせる方式である。即ち、抵抗17と18を並列接続して小さな抵抗値を作り出している。
FIG. 4 is an operation waveform showing the second embodiment of the present invention. The circuit configuration is the same as in the first embodiment, but the transistor control operation is different.
FIG. 4 shows the circuit operation. In the first embodiment, when the resistance value is switched, the two transistors 13 and 14 are selectively operated. However, in this embodiment, a small resistance value can be obtained by selectively turning on the two transistors. A large resistance value is created. A resistor having a small resistance value is generally used for electric power, and there is a problem that a resistor having a small resistance value and a small resistance value is difficult to select from a manufacturer's standard series product, but this problem can be solved by applying this method.
The operation example of FIG. 4 is a system in which the transistors 13 and 14 are simultaneously turned on when shifting from the on operation to the off operation, and the transistor 13 is turned off after the IGBT is in a steady state. That is, the resistors 17 and 18 are connected in parallel to create a small resistance value.

本発明は、電圧駆動型スイッチング素子を直列接続や並列接続して、電力変換回路を構成する高圧の変換装置や大容量の変換装置への適用が可能である。   The present invention can be applied to a high-voltage converter or a large-capacity converter that constitutes a power converter circuit by connecting voltage-driven switching elements in series or in parallel.

本発明の実施例を示す回路構成Circuit configuration showing an embodiment of the present invention 図1の等価回路1 equivalent circuit 図2の第1の動作例First operation example of FIG. 図2の第2の動作例Second operation example of FIG. 従来例を示す回路図Circuit diagram showing a conventional example 磁気結合を実現する構造例Example of structure to realize magnetic coupling IGBTのゲート・エミッタ間等価回路IGBT gate-emitter equivalent circuit ターンオフ時の回路動作例Circuit operation example at turn-off 図5の等価回路Equivalent circuit of FIG. コアリセット時の動作波形Operation waveform at core reset ゲート駆動回路1Aが逆バイアス状態となった時の回路動作Circuit operation when the gate drive circuit 1A is in a reverse bias state ゲート駆動回路1A、2Aが共に逆バイアス状態となった時の回路動作Circuit operation when both gate drive circuits 1A and 2A are in a reverse bias state 図12の等価回路Equivalent circuit of FIG.

符号の説明Explanation of symbols

1、2、1A、2A・・・ゲート駆動回路 3、4・・・IGBT
5・・・コア 10、20、10A、20A・・・パルス分配回路
11〜14、21〜24・・・トランジスタ
15〜18、25〜28・・・抵抗 19、29・・・ゲート駆動電源
19F、29F・・・順バイアス用電源
19R、29R・・・逆バイアス用電源
1, 2, 1A, 2A ... Gate drive circuit 3, 4 ... IGBT
5 ... Core 10, 20, 10A, 20A ... Pulse distribution circuit 11-14, 21-24 ... Transistors 15-18, 25-28 ... Resistors 19, 29 ... Gate drive power supply 19F , 29F: Forward bias power supply
19R, 29R ... Reverse bias power supply

Claims (3)

直列接続された複数個の電圧駆動型半導体素子と、これらの電圧駆動型半導体素子をオン・オフするためのゲート駆動回路と、各ゲート駆動回路からの信号を同調するためにゲート線を互いにコアで磁気結合した半導体スイッチ回路において、各電圧駆動型半導体素子をターンオンまたはターンオフする時のゲート抵抗値を、これらが定常状態になった後、より大きな抵抗値に切替える抵抗値切替え手段を備え、前記コアの消磁を短時間に行うことを特徴とする、直列接続された電圧駆動型半導体素子の駆動回路。   A plurality of voltage-driven semiconductor elements connected in series, a gate drive circuit for turning on and off these voltage-driven semiconductor elements, and a gate line as a core to tune a signal from each gate drive circuit In the magnetically coupled semiconductor switch circuit, the gate resistance value when turning on or off each voltage-driven semiconductor element is provided with a resistance value switching means for switching to a larger resistance value after they are in a steady state, A drive circuit for voltage-driven semiconductor elements connected in series, wherein the demagnetization of the core is performed in a short time. 前記抵抗値切替え手段は、半導体スイッチと抵抗の直列回路を並列接続し、半導体スイッチを交互に切替える方式であることを特徴とする、請求項1に記載の直列接続された電圧駆動型半導体素子の駆動回路。   2. The series-connected voltage-driven semiconductor element according to claim 1, wherein the resistance value switching unit is a system in which a series circuit of a semiconductor switch and a resistor is connected in parallel and the semiconductor switch is alternately switched. Driving circuit. 前記抵抗値切替え手段は、半導体スイッチと抵抗の直列回路を並列接続し、半導体スイッチの同時オンと選択的オンを切替える方式であることを特徴とする、請求項1に記載の直列接続された電圧駆動型半導体素子の駆動回路。

The series-connected voltage according to claim 1, wherein the resistance value switching unit is a system in which a series circuit of a semiconductor switch and a resistor is connected in parallel, and the semiconductor switch is switched between simultaneous ON and selective ON. A driving circuit for a driving semiconductor element.

JP2005203074A 2005-07-12 2005-07-12 Driving device for voltage-driven semiconductor elements connected in series Active JP4715346B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2005203074A JP4715346B2 (en) 2005-07-12 2005-07-12 Driving device for voltage-driven semiconductor elements connected in series

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2005203074A JP4715346B2 (en) 2005-07-12 2005-07-12 Driving device for voltage-driven semiconductor elements connected in series

Publications (2)

Publication Number Publication Date
JP2007028705A true JP2007028705A (en) 2007-02-01
JP4715346B2 JP4715346B2 (en) 2011-07-06

Family

ID=37788749

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2005203074A Active JP4715346B2 (en) 2005-07-12 2005-07-12 Driving device for voltage-driven semiconductor elements connected in series

Country Status (1)

Country Link
JP (1) JP4715346B2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114244078A (en) * 2021-11-30 2022-03-25 广州金升阳科技有限公司 Drive control method, edge modulation circuit and drive control circuit
WO2024089896A1 (en) * 2022-10-28 2024-05-02 国立大学法人東京工業大学 Gate driving device of semiconductor element for electric power, and electric power conversion device

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002153043A (en) * 2000-11-14 2002-05-24 Fuji Electric Co Ltd Gate-driving device for voltage-driving semiconductor element
JP2002204578A (en) * 2001-01-09 2002-07-19 Fuji Electric Co Ltd Control device for series-connected voltage-driven semiconductor device
JP2003189590A (en) * 2001-12-19 2003-07-04 Fuji Electric Co Ltd Controller for voltage drive type semiconductor elements connected in series
JP2003299343A (en) * 2002-01-31 2003-10-17 Fuji Electric Co Ltd Controller for voltage drive type semiconductor elements connected in series

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002153043A (en) * 2000-11-14 2002-05-24 Fuji Electric Co Ltd Gate-driving device for voltage-driving semiconductor element
JP2002204578A (en) * 2001-01-09 2002-07-19 Fuji Electric Co Ltd Control device for series-connected voltage-driven semiconductor device
JP2003189590A (en) * 2001-12-19 2003-07-04 Fuji Electric Co Ltd Controller for voltage drive type semiconductor elements connected in series
JP2003299343A (en) * 2002-01-31 2003-10-17 Fuji Electric Co Ltd Controller for voltage drive type semiconductor elements connected in series

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114244078A (en) * 2021-11-30 2022-03-25 广州金升阳科技有限公司 Drive control method, edge modulation circuit and drive control circuit
CN114244078B (en) * 2021-11-30 2024-02-13 广州金升阳科技有限公司 Driving control method, edge modulation circuit and driving control circuit
WO2024089896A1 (en) * 2022-10-28 2024-05-02 国立大学法人東京工業大学 Gate driving device of semiconductor element for electric power, and electric power conversion device

Also Published As

Publication number Publication date
JP4715346B2 (en) 2011-07-06

Similar Documents

Publication Publication Date Title
JP4113436B2 (en) Gate drive device
US9729144B2 (en) Isolated uni-polar transistor gate drive
JP2006324963A (en) Driver for voltage-driven switching element
JP2010130780A (en) Electrically insulated switching element drive unit
JP4396036B2 (en) Control device for voltage-driven semiconductor elements connected in series
EP2712087B1 (en) Semiconductor device and circuit for controlling electric potential of gate of insulated-gate type switching element
JP4715346B2 (en) Driving device for voltage-driven semiconductor elements connected in series
CN107769629B (en) Steady flow driving system and method of single-coil fan motor
JP2008043003A (en) Gate drive unit of voltage-driven type semiconductor element
JP5348115B2 (en) Load drive device
JP2004096829A (en) Controller of voltage-driven semiconductor device connected in parallel
JP5447575B2 (en) Drive device
JP3767740B2 (en) Control device for voltage-driven semiconductor elements connected in series
JP2006074991A (en) Switching means drive circuit, driving method for switching means, power supply device, and switching circuit
JP2007189828A (en) Drive circuit of semiconductor device
WO2021111823A1 (en) Gate drive circuit and power conversion device
JP2004194450A (en) Driving arrangement for voltage driven element
JP4026054B2 (en) Control device for voltage-driven semiconductor elements connected in series
JP2020014070A (en) Signal transmission device and drive device
JP5380937B2 (en) Driving circuit for voltage-driven semiconductor element
JP3778351B2 (en) Control device for voltage-driven semiconductor elements connected in series
JP4396059B2 (en) Control device for voltage-driven semiconductor elements connected in series
JP4631409B2 (en) Semiconductor switch circuit
JP2005167535A (en) Semiconductor switching circuit
JP4639687B2 (en) Voltage variation suppression method for voltage-driven semiconductor devices

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20080617

RD02 Notification of acceptance of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7422

Effective date: 20081215

RD04 Notification of resignation of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7424

Effective date: 20090219

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20110301

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20110314

R150 Certificate of patent or registration of utility model

Ref document number: 4715346

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140408

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140408

Year of fee payment: 3

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250