JP2006237127A - Capacitance element - Google Patents

Capacitance element Download PDF

Info

Publication number
JP2006237127A
JP2006237127A JP2005046904A JP2005046904A JP2006237127A JP 2006237127 A JP2006237127 A JP 2006237127A JP 2005046904 A JP2005046904 A JP 2005046904A JP 2005046904 A JP2005046904 A JP 2005046904A JP 2006237127 A JP2006237127 A JP 2006237127A
Authority
JP
Japan
Prior art keywords
metal conductor
metal
conductor
metal wiring
capacitive element
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2005046904A
Other languages
Japanese (ja)
Other versions
JP4327109B2 (en
Inventor
Hidenori Nonaka
秀紀 野中
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
New Japan Radio Co Ltd
Original Assignee
New Japan Radio Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by New Japan Radio Co Ltd filed Critical New Japan Radio Co Ltd
Priority to JP2005046904A priority Critical patent/JP4327109B2/en
Publication of JP2006237127A publication Critical patent/JP2006237127A/en
Application granted granted Critical
Publication of JP4327109B2 publication Critical patent/JP4327109B2/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Semiconductor Integrated Circuits (AREA)

Abstract

<P>PROBLEM TO BE SOLVED: To provide a capacitance element in which a capacity value is about several to several tens of fFs. <P>SOLUTION: The tip of a first metallic conductor connected to first metal wiring and the tip of a second metal conductor connected to second metal wiring are made to face on an insulating substrate. At this time, the tips where the first metallic conductor and the second metallic conductor face is separated from the first metal wiring and the second metal wiring and located so that the coupling capacitance between the first metallic conductor and the second metal wiring and the coupling capacitance between the second metallic conductor and the first metal wiring become sufficiently smaller than the coupling capacitance between the first metallic conductor and the second metallic conductor. Moreover, the width of the surface at the tip of the first metallic conductor and the second metallic conductor can also be made large. <P>COPYRIGHT: (C)2006,JPO&NCIPI

Description

本発明は容量素子に関し、特に非常に小さい容量値を有する容量素子に関する。   The present invention relates to a capacitive element, and more particularly to a capacitive element having a very small capacitance value.

半導体集積回路上に形成する容量素子として、下層電極7/絶縁膜8/上層電極9の積層構造からなるMIM構造の容量素子(図5、特許文献1)や、半導体層/絶縁膜/上層電極の積層構造からなるMIS構造の容量素子が広く用いられている。これらの容量素子は、小面積で大きな容量値を有する容量素子の構造として適している。   As a capacitive element formed on a semiconductor integrated circuit, a capacitive element having a laminated structure of a lower layer electrode 7 / insulating film 8 / upper layer electrode 9 (FIG. 5, Patent Document 1), semiconductor layer / insulating film / upper layer electrode A capacitive element having a MIS structure having a laminated structure is widely used. These capacitive elements are suitable as a structure of a capacitive element having a small area and a large capacitance value.

一方、絶縁膜上に2つの櫛形導体10、11が互いに組み合うように配置したインターディジタルキャパシタは、小さな容量値の容量素子を精度良く、簡単に製作することができる(図6、特許文献2)。
特開平5−235263号公報 特開平7−283075号公報
On the other hand, the interdigital capacitor arranged so that the two comb-shaped conductors 10 and 11 are combined with each other on the insulating film can easily produce a capacitance element having a small capacitance value with high accuracy (FIG. 6, Patent Document 2). .
JP-A-5-235263 JP-A-7-283075

容量値の小さい容量素子を形成する方法として従来提案されているインターディジタルキャパシタは、櫛形導体が互いに組み合うように配置されているため、数pF程度の容量素子を精度良く、簡単に製作するには適しているが、さらに容量値の小さい数〜数十fF程度の容量素子を形成することには適していなかった。本発明は、従来よりも容量値の小さい容量素子を提供することを目的とする。   Conventionally proposed interdigital capacitors as a method of forming a capacitance element having a small capacitance value are arranged so that comb-shaped conductors are combined with each other, so that a capacitance element of about several pF can be easily manufactured with high accuracy. Although suitable, it is not suitable for forming a capacitive element having a smaller capacitance value of several to several tens of fF. An object of this invention is to provide the capacitive element with a smaller capacitance value than before.

上記目的を達成するため、本願請求項1に係る発明は、絶縁基体上に、第1の金属配線に接続する第1の金属導体と、第2の金属配線に接続する第2の金属導体とが、それぞれの先端を対向させ、かつ前記第1の金属導体と前記第2の金属配線との間の結合容量及び前記第2の金属導体と前記第1の金属配線との間の結合容量が、前記第1の金属導体と前記第2の金属導体との間の結合容量より十分小さくなるように、前記第1の金属導体及び前記第2の金属導体の対向する先端を、前記第1の金属配線及び前記第2の金属配線から離間して配置していることを特徴とするものである。   In order to achieve the above object, the invention according to claim 1 of the present application includes a first metal conductor connected to the first metal wiring and a second metal conductor connected to the second metal wiring on the insulating base. However, the coupling capacitance between the first metal conductor and the second metal wiring and the coupling capacitance between the second metal conductor and the first metal wiring are such that the respective tips are opposed to each other. The opposing tips of the first metal conductor and the second metal conductor are arranged so that the coupling capacity between the first metal conductor and the second metal conductor is sufficiently smaller than the first metal conductor. The metal wiring and the second metal wiring are arranged apart from each other.

本願請求項2に係る発明は、請求項1記載の容量素子において、前記第1の金属導体及び前記第2の金属導体の対向する先端が、該第1の金属導体及び前記第2の金属導体の延出方向に垂直方向の幅より広いことを特徴とするものである。   The invention according to claim 2 of the present application is the capacitive element according to claim 1, wherein the opposing ends of the first metal conductor and the second metal conductor are the first metal conductor and the second metal conductor. It is characterized by being wider than the width in the direction perpendicular to the extending direction.

本発明は、第1の金属導体と第2の金属導体の先端部を対向させ、その結合容量により容量素子を形成するため、非常に小さい容量値の容量素子を形成することができる。またその先端部を、第1及び第2の金属導体とそれぞれ接続する第1の金属配線及び第2の金属配線から十分に離間して配置するため、第1及び第2の金属配線が容量素子の容量値に影響を与えることはなく、精度良い容量素子を提供することができる。   In the present invention, since the first metal conductor and the second metal conductor are opposed to each other and the capacitive element is formed by the coupling capacitance, the capacitive element having a very small capacitance value can be formed. Further, the first and second metal wirings are arranged in a capacitive element in order to dispose the tip part sufficiently away from the first metal wiring and the second metal wiring that are connected to the first and second metal conductors, respectively. Therefore, it is possible to provide an accurate capacitive element.

また通常の半導体装置の製造工程により形成される第1及び第2の金属導体の幅や離間距離は、ばらつき無く設計通りとすることができるため、容量値がばらつくことはない。   In addition, since the width and the separation distance of the first and second metal conductors formed by the normal manufacturing process of the semiconductor device can be as designed without variation, the capacitance value does not vary.

さらに、第1の金属導体及び第2の金属導体の幅の広い先端部を対向させる構造の容量素子とすることで、形成可能な容量値の範囲が広がり好適である。   Furthermore, by using a capacitor element having a structure in which the wide end portions of the first metal conductor and the second metal conductor face each other, the range of capacitance values that can be formed is preferable.

以下、本発明について詳細に説明する。図1は本発明の容量素子の説明図で、図1(a)は平面図、図1(b)は図1(a)のA−A’面における断面図を示している。図1に示すように、本発明の容量素子は、半導体基板1上の絶縁体膜2上に形成されるのが一般的であり、第1の金属導体3の先端3aと、第2の金属導体4の先端4aが対向するように配置している。第1の金属導体3の他端は、第1の金属配線5に接続し、第2の金属導体4の他端は、第2の金属配線6に接続している。   Hereinafter, the present invention will be described in detail. 1A and 1B are explanatory views of a capacitive element according to the present invention. FIG. 1A is a plan view, and FIG. 1B is a cross-sectional view taken along the plane A-A ′ of FIG. As shown in FIG. 1, the capacitive element of the present invention is generally formed on an insulator film 2 on a semiconductor substrate 1, and includes a tip 3a of a first metal conductor 3 and a second metal. It arrange | positions so that the front-end | tip 4a of the conductor 4 may oppose. The other end of the first metal conductor 3 is connected to the first metal wiring 5, and the other end of the second metal conductor 4 is connected to the second metal wiring 6.

ここで、第1の金属導体3と第2の金属配線6との間の結合容量と、第2の金属導体4と第1の金属配線5との間の結合容量が、第1の金属導体3と第2の金属導体4との間の結合容量より十分小さくなるように、第1の金属導体3及び第2の金属導体4の対向する先端3a、4aを、第1の金属配線5及び第2の金属配線6から十分に離間して配置している。   Here, the coupling capacitance between the first metal conductor 3 and the second metal wiring 6 and the coupling capacitance between the second metal conductor 4 and the first metal wiring 5 are the first metal conductor. The opposing ends 3a and 4a of the first metal conductor 3 and the second metal conductor 4 are connected to the first metal wiring 5 and the second metal conductor 4 so as to be sufficiently smaller than the coupling capacity between the first metal conductor 3 and the second metal conductor 4. The second metal wiring 6 is sufficiently separated from the second metal wiring 6.

このように配置することにより、第1の金属導体3と第2の金属導体4との間の結合容量からなる容量素子を形成することができる。また、第1の金属導体3の先端、第2の金属導体4の先端は、図2に示すように幅の広い先端3b、4bとすることができる。以下、具体的に説明する。   By disposing in this way, a capacitive element composed of a coupling capacitance between the first metal conductor 3 and the second metal conductor 4 can be formed. Further, the tip of the first metal conductor 3 and the tip of the second metal conductor 4 can be wide tips 3b and 4b as shown in FIG. This will be specifically described below.

半絶縁性GaAs(誘電率12.9)からなる半導体基板1上に積層形成された厚さ0.67μmの窒化膜(誘電率6.75)からなる絶縁体膜2上に、容量素子を形成する。厚さ3.4μm、幅3μmの金(Au)からなる第1の金属導体3、第2の金属導体4、第1の金属配線5、第2の金属配線6を配置する。第1の金属導体3と第2の金属導体4との間の間隔は5μmとする。第1の金属導体3と第2の金属配線6との間の結合容量と、第2の金属導体4と第1の金属配線5との間の結合容量が、第1の金属導体3と第2の金属導体4との間の結合容量より十分小さくなるように、第1の金属導体3及び第2の金属導体4の対向する先端(3a、4a)を、第1の金属配線5及び第2の金属配線6から十分に離間して配置する必要がある。この離間寸法は、次のようにして決定する。   A capacitive element is formed on the insulator film 2 made of a nitride film (dielectric constant 6.75) having a thickness of 0.67 μm and laminated on the semiconductor substrate 1 made of semi-insulating GaAs (dielectric constant 12.9). To do. A first metal conductor 3, a second metal conductor 4, a first metal wiring 5, and a second metal wiring 6 made of gold (Au) having a thickness of 3.4 μm and a width of 3 μm are disposed. The distance between the first metal conductor 3 and the second metal conductor 4 is 5 μm. The coupling capacitance between the first metal conductor 3 and the second metal wiring 6 and the coupling capacitance between the second metal conductor 4 and the first metal wiring 5 are the same. The opposite ends (3a, 4a) of the first metal conductor 3 and the second metal conductor 4 are connected to the first metal wiring 5 and the second metal conductor 4 so as to be sufficiently smaller than the coupling capacity between the second metal conductor 4 and the second metal conductor 4. It is necessary to dispose it sufficiently away from the second metal wiring 6. This separation dimension is determined as follows.

説明を簡単にするため、図3(a)に第1の金属導体3の延出寸法(L1)を変化させたとき、第1の金属導体3と第2の金属導体4と結合容量(C1)、第2の金属導体4と第1の金属配線5の結合容量(C2)がどのように変化するかについて説明する。なお、第1の金属導体3と第2の金属配線6の結合容量は無視できるほど小さいものと仮定するため、第2の金属導体4の長さは300μm以上とし、当然ながら、第1の金属配線5と第2の金属配線6の結合容量も無視できるほど小さいものと仮定する。   In order to simplify the explanation, when the extension dimension (L1) of the first metal conductor 3 is changed in FIG. 3A, the first metal conductor 3, the second metal conductor 4, and the coupling capacitance (C1). ), How the coupling capacitance (C2) of the second metal conductor 4 and the first metal wiring 5 changes will be described. Since the coupling capacity between the first metal conductor 3 and the second metal wiring 6 is assumed to be negligibly small, the length of the second metal conductor 4 is set to 300 μm or more. It is assumed that the coupling capacitance between the wiring 5 and the second metal wiring 6 is negligibly small.

図3(b)は、第1の金属導体3の延出寸法(L1)を変化させたとき、第1の金属導体3と第2の金属導体4の結合容量(C1)と第2の金属導体4と第1の金属配線5の結合容量(C2)の和(C1+C2)、第2の金属導体4と第1の金属配線5の結合容量(C2)、その比率(C2/(C1+C2))を示している。第2の金属導体4と第1の金属配線5の結合容量(C2)は、第1の金属導体3が形成されていない場合の結合容量を示している。   FIG. 3B shows the coupling capacity (C1) between the first metal conductor 3 and the second metal conductor 4 and the second metal when the extension dimension (L1) of the first metal conductor 3 is changed. Sum (C1 + C2) of the coupling capacity (C2) of the conductor 4 and the first metal wiring 5, the coupling capacity (C2) of the second metal conductor 4 and the first metal wiring 5, and the ratio (C2 / (C1 + C2)) Is shown. The coupling capacitance (C2) between the second metal conductor 4 and the first metal wiring 5 indicates the coupling capacitance when the first metal conductor 3 is not formed.

図3(b)に示すように、延出寸法L1が長くなるに従い、第2の金属導体4と第1の金属配線5の結合容量(C2)が急激に減少していく。一方、第2の金属導体4と第1の金属導体3及び第1の金属配線5の結合容量(C1+C2)は、ほぼ一定となる。これらの結果から、上記条件では、延出寸法L1を200μm以上とすることで、4fF程度の非常に小さい容量値の容量素子を形成することができることがわかる。   As shown in FIG. 3B, the coupling capacitance (C2) between the second metal conductor 4 and the first metal wiring 5 decreases rapidly as the extension dimension L1 becomes longer. On the other hand, the coupling capacity (C1 + C2) of the second metal conductor 4, the first metal conductor 3, and the first metal wiring 5 is substantially constant. From these results, it can be seen that under the above conditions, it is possible to form a capacitive element having a very small capacitance value of about 4 fF by setting the extension dimension L1 to 200 μm or more.

上記説明で省略した第1の金属導体3と第2の金属配線6の間の結合容量についても同様に説明できることは言うまでもない。また、金属導体の幅や離間寸法を変えれば、結合容量が変化させることができ、数fF程度の非常に容量値の小さい容量素子を形成することができる。   It goes without saying that the coupling capacitance between the first metal conductor 3 and the second metal wiring 6 omitted in the above description can be explained in the same manner. Further, if the width and the separation size of the metal conductor are changed, the coupling capacitance can be changed, and a capacitor element having a very small capacitance value of about several fF can be formed.

図4は、本発明の第2の実施例である。上記実施例1で説明した条件で、第1の金属導体3と第2の金属導体4それぞれの延出寸法L1、L2を300μmとし、それぞれの先端3b、4bの幅L3、L4のみを50μmとした場合、8.5fFの容量素子を得ることができた。寸法L3、L4及び離間寸法を変えることで、数〜数十fF程度の容量素子を形成することができる。   FIG. 4 shows a second embodiment of the present invention. Under the conditions described in the first embodiment, the extension dimensions L1 and L2 of the first metal conductor 3 and the second metal conductor 4 are 300 μm, and only the widths L3 and L4 of the respective tips 3b and 4b are 50 μm. In this case, an 8.5 fF capacitive element could be obtained. By changing the dimensions L3 and L4 and the separation dimension, a capacitive element of about several to several tens of fF can be formed.

本発明の容量素子を説明する図である。It is a figure explaining the capacitive element of this invention. 本発明の別の容量素子を説明する図である。It is a figure explaining another capacitive element of this invention. 本発明の容量素子の第1の実施例を説明する図である。It is a figure explaining the 1st Example of the capacitive element of this invention. 本発明の容量素子の第2の実施例を説明する図である。It is a figure explaining the 2nd Example of the capacitive element of this invention. 従来の容量素子を説明する図である。It is a figure explaining the conventional capacitive element. 従来の別の容量素子を説明する図である。It is a figure explaining another conventional capacitive element.

符号の説明Explanation of symbols

1;半導体基板、2;絶縁体膜、3;第1の金属導体、4;第2の金属導体、
5;第1の金属配線、6;第2の金属配線、7;下層電極、8;絶縁膜、
9;上層電極、10、11;櫛形導体
DESCRIPTION OF SYMBOLS 1; Semiconductor substrate, 2; Insulator film | membrane, 3; 1st metal conductor, 4; 2nd metal conductor,
5; 1st metal wiring, 6; 2nd metal wiring, 7; lower layer electrode, 8; insulating film,
9: Upper layer electrode, 10, 11; Comb conductor

Claims (2)

絶縁基体上に、第1の金属配線に接続する第1の金属導体と、第2の金属配線に接続する第2の金属導体とが、それぞれの先端を対向させ、かつ前記第1の金属導体と前記第2の金属配線との間の結合容量及び前記第2の金属導体と前記第1の金属配線との間の結合容量が、前記第1の金属導体と前記第2の金属導体との間の結合容量より十分小さくなるように、前記第1の金属導体及び前記第2の金属導体の対向する先端を、前記第1の金属配線及び前記第2の金属配線から離間して配置していることを特徴とする容量素子。   A first metal conductor connected to the first metal wiring and a second metal conductor connected to the second metal wiring are opposed to each other on the insulating base, and the first metal conductor is opposed to the first metal conductor. Between the first metal conductor and the second metal conductor, and a coupling capacitance between the second metal conductor and the second metal conductor, The opposing tips of the first metal conductor and the second metal conductor are spaced apart from the first metal wiring and the second metal wiring so as to be sufficiently smaller than the coupling capacity between them. A capacitive element. 請求項1記載の容量素子において、前記第1の金属導体及び前記第2の金属導体の対向する先端が、該第1の金属導体及び前記第2の金属導体の延出方向に垂直方向の幅より広いことを特徴とする容量素子。
2. The capacitive element according to claim 1, wherein opposing ends of the first metal conductor and the second metal conductor have a width in a direction perpendicular to an extending direction of the first metal conductor and the second metal conductor. A capacitive element characterized by being wider.
JP2005046904A 2005-02-23 2005-02-23 Capacitance element Expired - Fee Related JP4327109B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2005046904A JP4327109B2 (en) 2005-02-23 2005-02-23 Capacitance element

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2005046904A JP4327109B2 (en) 2005-02-23 2005-02-23 Capacitance element

Publications (2)

Publication Number Publication Date
JP2006237127A true JP2006237127A (en) 2006-09-07
JP4327109B2 JP4327109B2 (en) 2009-09-09

Family

ID=37044475

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2005046904A Expired - Fee Related JP4327109B2 (en) 2005-02-23 2005-02-23 Capacitance element

Country Status (1)

Country Link
JP (1) JP4327109B2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110148516A1 (en) * 2009-12-22 2011-06-23 Oki Semiconductor Co., Ltd. Minute capacitance element and semiconductor device using the same
JP2012227204A (en) * 2011-04-15 2012-11-15 Fujitsu Semiconductor Ltd Capacitive element and semiconductor device

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110148516A1 (en) * 2009-12-22 2011-06-23 Oki Semiconductor Co., Ltd. Minute capacitance element and semiconductor device using the same
JP2011134774A (en) * 2009-12-22 2011-07-07 Oki Semiconductor Co Ltd Minute capacitance element and semiconductor device using the same
US8692355B2 (en) 2009-12-22 2014-04-08 Oki Semiconductor Co., Ltd. Minute capacitance element and semiconductor device using the same
JP2012227204A (en) * 2011-04-15 2012-11-15 Fujitsu Semiconductor Ltd Capacitive element and semiconductor device

Also Published As

Publication number Publication date
JP4327109B2 (en) 2009-09-09

Similar Documents

Publication Publication Date Title
US8207569B2 (en) Intertwined finger capacitors
US9929716B2 (en) Acoustic resonator and method of manufacturing the same
EP3076450A1 (en) Thin film capacitor
JP2003297927A (en) Device having interdigital capacitor
US11984261B2 (en) Integration scheme for breakdown voltage enhancement of a piezoelectric metal-insulator-metal device
JPH04245665A (en) Semiconductor integrated circuit structure
JP4327109B2 (en) Capacitance element
US20160280534A1 (en) Capacitive mems-sensor element having bond pads for the electrical contacting of the measuring capacitor electrodes
JP5374102B2 (en) Tuning fork-type bending crystal resonator element and manufacturing method thereof
JP5237422B2 (en) High precision capacitor with stand-off
JP2010225880A (en) Semiconductor device and method of manufacturing the same
US20210199524A1 (en) Sensor membrane structure and method for forming the same
WO2011158708A1 (en) Variable capacitance device
US8222968B2 (en) Microstrip transmission line device including an offset resistive region extending between conductive layers and method of manufacture
WO2011058826A1 (en) Variable capacitance device
US20170217764A1 (en) Cmos-mems resonant transducer and method for fabricating the same
WO2011118090A1 (en) Dynamic quantity sensor and manufacturing method therefor
JP7042967B2 (en) Semiconductor device
US10629523B2 (en) Via-based vertical capacitor and resistor structures
JP2005072233A (en) Semiconductor device
RU2655460C2 (en) Method of manufacturing monolithic contacts and probes
JP2020202307A (en) Capacitor
JPH03138962A (en) Semiconductor integrated circuit
JP5036336B2 (en) Semiconductor chip alignment method
JP2002359153A (en) Thin film capacitor and manufacturing method therefor

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20071022

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20081224

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20090106

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20090206

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20090303

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20090313

A911 Transfer of reconsideration by examiner before appeal (zenchi)

Free format text: JAPANESE INTERMEDIATE CODE: A911

Effective date: 20090420

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20090526

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20090610

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120619

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120619

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20150619

Year of fee payment: 6

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees