JP2006203013A - Pattern formation method - Google Patents

Pattern formation method Download PDF

Info

Publication number
JP2006203013A
JP2006203013A JP2005013633A JP2005013633A JP2006203013A JP 2006203013 A JP2006203013 A JP 2006203013A JP 2005013633 A JP2005013633 A JP 2005013633A JP 2005013633 A JP2005013633 A JP 2005013633A JP 2006203013 A JP2006203013 A JP 2006203013A
Authority
JP
Japan
Prior art keywords
plating
copper sulfate
pattern
electroplating
current density
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2005013633A
Other languages
Japanese (ja)
Inventor
Kiyoshi Ito
伊藤  潔
Hiroyuki Takeshita
弘行 竹下
Shozo Fukushima
正造 福嶋
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP2005013633A priority Critical patent/JP2006203013A/en
Publication of JP2006203013A publication Critical patent/JP2006203013A/en
Pending legal-status Critical Current

Links

Images

Abstract

<P>PROBLEM TO BE SOLVED: To provide a plating method which makes it possible to form a pattern film and a through hole film uniformly in thickness on both faces rapidly, in manufacturing a planar coil having a coil conductor filament with a small variation in DC resistance which can be widely used for various electric products including industrial apparatuses, consumer apparatuses, etc. <P>SOLUTION: Plating is conducted using a copper sulfate plating liquid having the copper sulfate concentration of 100 g/l and the sulfuric acid concentration of 220 g/l to make the flow rate uniform near a work, and plating is conducted by a periodic inversion current application method wherein application of positive current at a positive current density of 6 A/dm<SP>2</SP>for 10 ms and application of negative current at a negative current density of 12 A/dm<SP>2</SP>for 0.5 ms are alternately performed. <P>COPYRIGHT: (C)2006,JPO&NCIPI

Description

本発明は、産業機器、民生機器等の各種電気部品(電気音響変換器、トランス、モータなど)に広く利用可能な平面コイルを製造するためのパターン形成方法に関するものであり、特に電気めっきにてコイル導体パターンを形成する高電流密度方式のパターンめっき技術に関するものである。   The present invention relates to a pattern forming method for manufacturing a planar coil that can be widely used for various electrical components (electroacoustic transducers, transformers, motors, etc.) such as industrial equipment and consumer equipment. The present invention relates to a high current density pattern plating technique for forming a coil conductor pattern.

近年、電子機器の小型・薄型・軽量化に伴い、これらに用いられる平面コイルの形状についても小型化、薄型化、軽量化することが必要となり、製品性能面でもその体積の中でコイル性能の向上が強く望まれている。代表的な製造方法としてエッチングやめっきによる製造方法が挙げられるが、線間が狭く空隙の少ない高占積率コイルが求められているため、めっき方式による製造方法が不要となり、セミアディティブ、アディティブ等の製造方法がよく知られている。   In recent years, along with the reduction in size, thickness, and weight of electronic devices, it is necessary to reduce the size, thickness, and weight of planar coils used in these devices. Improvement is strongly desired. Typical manufacturing methods include etching and plating, but there is a need for a high space factor coil with narrow spaces between the wires and few gaps, so there is no need for a plating method, so semi-additive, additive, etc. The manufacturing method is well known.

前記したセミアディティブ方法については、絶縁性基板上にあらかじめ形成した下地導体層の表面にコイル部以外を被覆するようにレジストを形成し、下地導体層を下地として、直流電流による電気めっきを行うことにより導体層を形成する。その後、レジストパターンを剥離した後、レジストパターンの剥離により露出した不要な下地導体層をエッチングにより除去するという製造方法である。   As for the semi-additive method described above, a resist is formed so as to cover the surface of the underlying conductor layer previously formed on the insulating substrate except for the coil portion, and electroplating by direct current is performed using the underlying conductor layer as a base. To form a conductor layer. Then, after peeling a resist pattern, it is a manufacturing method of removing the unnecessary base conductor layer exposed by peeling of a resist pattern by an etching.

その際、一般的なパターンめっきとしては、パターン形成材料として銅めっきが用いられ、その技術は重要度を増している。銅めっきは主に硫酸銅めっきが使用されており、主成分として硫酸と硫酸銅を混合溶解させ、この中に光沢剤および塩素を添加した溶液である。硫酸銅めっき浴は、以前は均一電着性が劣っていたが、近年では光沢剤の改良により、硫酸銅濃度を低くし硫酸濃度を高くして、液伝導度を高めるとともに、活性化分極を大きくした高均一浴が開発され、プリント基板の電気銅めっきとして多く用いられている。   At that time, as a general pattern plating, copper plating is used as a pattern forming material, and the technique is becoming more important. Copper plating mainly uses copper sulfate plating, and is a solution in which sulfuric acid and copper sulfate are mixed and dissolved as main components, and a brightener and chlorine are added thereto. Copper sulfate plating baths were previously poor in throwing power, but in recent years, by improving the brightener, the copper sulfate concentration is lowered and the sulfuric acid concentration is raised to increase the liquid conductivity and to activate the polarization. Larger, highly uniform baths have been developed and are often used as electrolytic copper plating for printed circuit boards.

しかし、硫酸銅濃度が低いために陰極電流密度は3A/dm2までしか上げることができない。それ以上にすると、界面近傍の銅イオンの供給不足により、やけが生じ、面内均一性が劣る。その結果、コイル導体の抵抗値を一定にできない。また、陰極電流密度の向上及び面内均一性の確保の重要な因子としてめっき時のめっき液流速の最適化及び均一化があげられ、それを実施することで生産性向上及び歩留り向上に繋がる。 However, since the copper sulfate concentration is low, the cathode current density can only be increased to 3 A / dm 2 . If it is more than that, burn will occur due to insufficient supply of copper ions in the vicinity of the interface, resulting in poor in-plane uniformity. As a result, the resistance value of the coil conductor cannot be made constant. Further, as an important factor for improving the cathode current density and ensuring in-plane uniformity, optimization and uniformization of the plating solution flow rate at the time of plating can be mentioned, and by implementing this, productivity and yield can be improved.

なお、この出願の発明に関する先行技術文献情報としては、例えば、特許文献1、特許文献2、特許文献3、非特許文献1が知られている。
特開昭56−94937号公報 特開昭64−61986号公報 特開昭64−82598号公報 表面技術,50,135(1999)
As prior art document information relating to the invention of this application, for example, Patent Document 1, Patent Document 2, Patent Document 3, and Non-Patent Document 1 are known.
JP 56-94937 A Japanese Unexamined Patent Publication No. 64-61986 Japanese Patent Laid-Open No. 64-82598 Surface technology, 50, 135 (1999)

従来のパターンめっきの欠点は、直流電流印加方式では多面付けしたワークの周辺、あるいはコイルパターンの形状、配列、あるいはワーク給電部の形状により、電流の集中する個所が発生する。そのため電流集中部の導体が厚く形成され、コイルパターンを数個から数千個と面付けした場合はめっき厚みにバラツキが発生し、ワークサイズをできるだけ小さくする必要があり、結果的に歩留り面、コスト面で量産性に劣っていた。   The disadvantage of the conventional pattern plating is that, in the direct current application method, current concentration occurs in the periphery of a multi-faced workpiece, the shape and arrangement of the coil pattern, or the shape of the workpiece feeding portion. Therefore, the conductor of the current concentration part is formed thick, and when the coil pattern is faced with several to thousands, the plating thickness varies, and it is necessary to make the work size as small as possible. As a result, the yield surface, In terms of cost, it was inferior in mass productivity.

また、生産性と歩留りを同時に達成するめっきをする必要があり、生産性を考慮すると、陰極電流密度は6A/dm2以上とする必要があるが、電着性の改善された高均一浴においても硫酸銅濃度が低いため、陰極電流密度は最大でも3A/dm2しか上げることができず、それ以上にすると、面内均一性に劣りコイル導体の抵抗値を一定にできないという課題を有していた。そこで、本発明は産業機器、民生機器等の各種電気製品に広く利用可能な、直流抵抗バラツキが小さいコイル導体線条を有する平面コイルを多量に製造する方法で生産性及び歩留りを考慮しためっきによるパターン形成方法を提供することを目的とするものである。 In addition, it is necessary to perform plating that achieves productivity and yield at the same time. In consideration of productivity, the cathode current density needs to be 6 A / dm 2 or more, but in a highly uniform bath with improved electrodeposition. However, since the copper sulfate concentration is low, the cathode current density can be increased only by 3 A / dm 2 at the maximum, and if it exceeds this, the in-plane uniformity is inferior and the resistance value of the coil conductor cannot be made constant. It was. Therefore, the present invention is a method of manufacturing a large amount of planar coils having coil conductor wires with small DC resistance variation, which can be widely used in various electrical products such as industrial equipment and consumer equipment, and is based on plating in consideration of productivity and yield. An object of the present invention is to provide a pattern forming method.

上記目的を達成するために、本発明は以下の構成を有する。   In order to achieve the above object, the present invention has the following configuration.

本発明の請求項1に記載の発明は、局部エッチングが、電気めっきと同一のめっき液中で、導体形成とは逆の負電流を印加してパターン形成を行う平面コイルの製造方法であって、電気めっきと同一のめっき液中で電気めっきによる導体層導体形成と逆の電流を印加する電解エッチングを繰り返して中心導体層を積層するために、電流集中部に余分に形成された余分な導体を電解エッチングによって除去しながら導体層を形成するようになるので、多面付けしたワークやコイルパターンの形状によらずバラツキの少ない均一なめっきをすることができる。   The invention according to claim 1 of the present invention is a method for manufacturing a planar coil in which local etching is performed by applying a negative current opposite to conductor formation in the same plating solution as electroplating. In order to laminate the central conductor layer by repeating the electrolytic etching to apply the current opposite to the conductor formation by electroplating in the same plating solution as electroplating, excess conductor formed in the current concentration part Since the conductor layer is formed while removing the film by electrolytic etching, uniform plating with little variation can be performed regardless of the shape of the multifaceted work and the coil pattern.

本発明の請求項2に記載の発明は、局部エッチングのために流す負電流の電流密度が、表面導体層の導体形成のために流す正電流の電流密度よりも大きい平面コイルの製造方法であって、局部エッチングのために流す負電流の電流密度が、導体形成のために流す正電流の電流密度よりも大きいために、導体形成時に多面付けしたワークの周辺やコイルパターンの形状により、部分的に電流の集中する箇所に余分に形成された余分なめっきを優先的にエッチングすることになるため、多面付けしたワークやコイルパターンの形状によらずバラツキの少ない均一なめっきをすることができる。   The invention according to claim 2 of the present invention is a method for manufacturing a planar coil in which the current density of a negative current passed for local etching is larger than the current density of a positive current passed for forming a conductor of the surface conductor layer. Because the current density of the negative current that flows for local etching is larger than the current density of the positive current that flows for forming the conductor, it may be partially affected by the periphery of the workpiece and the coil pattern shape that are multifaceted when forming the conductor. In this case, excessive plating formed excessively at locations where current is concentrated is preferentially etched, so that uniform plating with little variation can be performed regardless of the shape of the multi-faced workpiece or coil pattern.

本発明の請求項3に記載の発明は、電気めっきによる導体の形成と局部エッチングを繰り返す際の1サイクルの所要時間が0.1秒以下である平面コイルのパターンの製造方法であって、1サイクルの所要時間を短くして頻繁に導体の形成とエッチングを繰り返すことにより、部分的に電流の集中する箇所に余分に形成された余分なめっきを優先的にエッチングすることになるため、多面付けしたワークやコイルパターンの形状によらずにバラツキの少ない均一なめっきをすることができる。   The invention according to claim 3 of the present invention is a method for producing a planar coil pattern in which the time required for one cycle for repeating the formation of a conductor by electroplating and local etching is 0.1 seconds or less. By shortening the cycle time and frequently repeating the formation and etching of the conductor, the excess plating formed in the portion where the current is partially concentrated is preferentially etched, so it is multi-faceted. It is possible to perform uniform plating with little variation regardless of the shape of the workpiece or coil pattern.

本発明の請求項4に記載の発明は、めっき生成速度が最大2μm/minで行うめっき方法であり、量産性に優れた高速のめっきをすることが可能となる。   The invention described in claim 4 of the present invention is a plating method performed at a maximum plating production rate of 2 μm / min, and enables high-speed plating with excellent mass productivity.

本発明の請求項5に記載の発明は、さらにワーク近傍の流速を一定にすることにより、さらなる面内均一性の向上ができる。   According to the fifth aspect of the present invention, the in-plane uniformity can be further improved by making the flow velocity near the workpiece constant.

本発明の請求項6に記載の発明は、スルーホールめっきの膜厚もパターンめっき膜厚と均一にすることにより、パターン形成精度をさらに向上することができる。   The invention according to claim 6 of the present invention can further improve the pattern formation accuracy by making the through-hole plating film thickness uniform with the pattern plating film thickness.

本発明の高電流密度印加方式によるパターンめっきは、直流電流印加方式と比較して周期的反転電流印加方式により、陰極電流密度向上及び面内均一性向上が可能となり、生産性および歩留りの向上が図れるという効果を奏するものである。   The pattern plating by the high current density application method of the present invention can improve the cathode current density and the in-plane uniformity by the periodic reversal current application method as compared with the direct current application method, thereby improving productivity and yield. There is an effect of being able to plan.

(実施の形態)
以下、実施の形態を用いて、本発明の特に請求項1〜5に記載の発明について説明する。
(Embodiment)
Hereinafter, the invention according to the first to fifth aspects of the present invention will be described with reference to embodiments.

図1(a)〜(i)は、本発明の実施の形態の平面コイル製造プロセスを説明するための概略図である。まず、両面に厚み9±1μmのCu箔からなる下地導体層1を形成した厚み25μmのポリイミドフィルムからなる絶縁性基板2を用意した。ワークサイズは250×500mmである(図1(a))。   1A to 1I are schematic views for explaining a planar coil manufacturing process according to an embodiment of the present invention. First, an insulating substrate 2 made of a polyimide film with a thickness of 25 μm, in which the base conductor layer 1 made of a 9 ± 1 μm thick Cu foil was formed on both surfaces, was prepared. The work size is 250 × 500 mm (FIG. 1A).

次に、硫酸過酸化水素系溶液からなるエッチング液を用いて、Cu箔全体をスライスエッチング装置により、Cu箔の厚さを3±1μmまでエッチングした(図1(b))。次に、両面の下地導体層1および絶縁性基板2を貫通するように、穴加工用パンチング装置で直径100μmのスルーホール3を設けた(図1(c))。   Next, the entire Cu foil was etched to a thickness of 3 ± 1 μm by a slice etching apparatus using an etching solution made of a sulfuric acid hydrogen peroxide solution (FIG. 1B). Next, a through hole 3 having a diameter of 100 μm was provided by a punching apparatus for drilling so as to penetrate the base conductor layer 1 and the insulating substrate 2 on both sides (FIG. 1C).

次に、硫酸過酸化水素系溶液からなるソフトエッチング液を用いて、Cu箔の厚さを2±1μmまでエッチングした(図1(d))。次に、両面の下地導体層1の表面に37μmのドライフィルムレジスト4をラミネートした。そして、300個のコイルパターンを面付けしたフィルムマスクでパターニングした(図1(e))。パターニングはレジスト幅40μm、レジスト間スペース40μmの螺旋状のパターンを形成した(図1(f))。   Next, the thickness of the Cu foil was etched to 2 ± 1 μm using a soft etching solution made of a sulfuric acid hydrogen peroxide solution (FIG. 1D). Next, a 37 μm dry film resist 4 was laminated on the surface of the underlying conductor layer 1 on both sides. And it patterned with the film mask which imposed 300 coil patterns (FIG.1 (e)). For patterning, a spiral pattern having a resist width of 40 μm and a space between resists of 40 μm was formed (FIG. 1F).

次に、レジスト4で被覆していないスルーホール部を含む下地導体層1にワーク近傍の流速をプロペラ式流速計によりワーク全面の流速を均一にしためっき装置において、硫酸銅濃度100g/l、硫酸濃度220g/lの硫酸銅めっき液を用いて、図2に示す正電流密度6A/dm2で印加時間10mSの正電流と、負電流密度12A/dm2で印加時間0.5mSの負電流を交互に印加した周期的反転電流印加方式でめっきを行い、36μmのめっき導体層5を両面形成した(図1(g))。このときのめっき厚バラツキは±13%の小さなバラツキであった。これは、直流電流印加方式で電流密度6A/dm2のめっき厚バラツキ±30%に対して約40%減となった。また、両面同時にパターン形成する際に同時にスルーホール3内においてもめっきされるが、その膜厚はパターンめっき厚と均一であった。 Next, in a plating apparatus in which the flow velocity in the vicinity of the workpiece is made uniform on the underlying conductor layer 1 including the through-hole portion not covered with the resist 4 by a propeller type flowmeter, the copper sulfate concentration is 100 g / l, sulfuric acid Using a copper sulfate plating solution having a concentration of 220 g / l, a positive current having a positive current density of 6 A / dm 2 and an application time of 10 mS shown in FIG. 2 and a negative current having a negative current density of 12 A / dm 2 and an application time of 0.5 mS are applied. Plating was performed by a periodic reversal current application method applied alternately to form both sides of a 36 μm plated conductor layer 5 (FIG. 1 (g)). The plating thickness variation at this time was as small as ± 13%. This was a reduction of about 40% with respect to the plating thickness variation ± 30% when the current density was 6 A / dm 2 in the direct current application method. Further, when the patterns are formed simultaneously on both sides, the plating is also performed in the through hole 3 at the same time, but the film thickness is uniform with the pattern plating thickness.

次に、40℃で有機アミン系溶液でレジスト剥離装置にて、レジストパターンを除去した(図1(h))。その後、硫酸過酸化水素溶液からなるエッチング液を使用するエッチング装置を用いて、下地導体層をエッチングして、コイル導体線条を形成した(図1(i))。   Next, the resist pattern was removed with an organic amine solution at 40 ° C. using a resist stripping apparatus (FIG. 1H). Thereafter, the underlying conductor layer was etched using an etching apparatus using an etching solution comprising a sulfuric acid hydrogen peroxide solution to form a coil conductor filament (FIG. 1 (i)).

本発明にかかるパターンめっきにおける高電流密度印加方式は、陰極電流密度の向上による生産性向上、パターンめっきの面内均一性の向上による歩留り向上を実現し、めっきによる平面コイルの製造方法の用途として有用である。   The high current density application method in pattern plating according to the present invention realizes productivity improvement by improving cathode current density and yield improvement by improving in-plane uniformity of pattern plating. Useful.

本発明の実施の形態における平面コイルの製造工程の工程断面図Process sectional drawing of the manufacturing process of the planar coil in embodiment of this invention 本発明の実施の形態における周期的反転電流印加方式を示す図The figure which shows the periodic inversion current application system in embodiment of this invention

符号の説明Explanation of symbols

1 下地導体層
2 絶縁性基板
3 スルーホール
4 ドライフィルムレジスト
5 めっき導体層
DESCRIPTION OF SYMBOLS 1 Ground conductor layer 2 Insulating board 3 Through hole 4 Dry film resist 5 Plating conductor layer

Claims (6)

硫酸銅めっき液中で正電流を印加して電気めっきし、電気めっきと同一のめっき液中で、導体形成とは逆の負電流を印加して局部の電解エッチングを行い所定のパターンを形成するパターン形成方法。 Electroplating is performed by applying a positive current in a copper sulfate plating solution, and a predetermined pattern is formed by applying a negative current opposite to the conductor formation in the same plating solution as the electroplating to perform local electrolytic etching. Pattern forming method. 局部エッチングのために流す負電流の電流密度が、導体層形成のために流す正電流の電流密度よりも大きいことを特徴とする請求項1記載のパターン形成方法。 2. The pattern forming method according to claim 1, wherein a current density of a negative current passed for local etching is larger than a current density of a positive current passed for forming a conductor layer. 電気めっきによる導体の形成と局部エッチングを繰り返す際の1サイクルの所要時間が0.1秒以下であることを特徴とする請求項1記載のパターン形成方法。 The pattern forming method according to claim 1, wherein the time required for one cycle for repeating the formation of the conductor by electroplating and the local etching is 0.1 second or less. 硫酸銅めっき液による電気めっきは、めっき生成速度が最大2μm/minであることを特徴とする請求項1記載のパターン形成方法。 The pattern forming method according to claim 1, wherein the electroplating with a copper sulfate plating solution has a maximum plating production rate of 2 μm / min. 硫酸銅めっき液による電気めっきは、ワーク表面の流速が一定で行うことを特徴とする請求項1記載のパターン形成方法。 The pattern forming method according to claim 1, wherein the electroplating with the copper sulfate plating solution is performed at a constant flow speed on the workpiece surface. 硫酸銅めっき液による電気めっきは、パターンめっき厚とスルーホールめっき厚が均一となるように行うことを特徴とする請求項1記載のパターン形成方法。 2. The pattern forming method according to claim 1, wherein the electroplating with the copper sulfate plating solution is performed so that the pattern plating thickness and the through-hole plating thickness are uniform.
JP2005013633A 2005-01-21 2005-01-21 Pattern formation method Pending JP2006203013A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2005013633A JP2006203013A (en) 2005-01-21 2005-01-21 Pattern formation method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2005013633A JP2006203013A (en) 2005-01-21 2005-01-21 Pattern formation method

Publications (1)

Publication Number Publication Date
JP2006203013A true JP2006203013A (en) 2006-08-03

Family

ID=36960721

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2005013633A Pending JP2006203013A (en) 2005-01-21 2005-01-21 Pattern formation method

Country Status (1)

Country Link
JP (1) JP2006203013A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009117721A (en) * 2007-11-08 2009-05-28 Mitsui Mining & Smelting Co Ltd Wiring board, circuit board and method of manufacturing the same
KR101191957B1 (en) 2010-06-11 2012-10-17 한국과학기술연구원 Plasma electrolytic oxidation coating method

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0726398A (en) * 1993-05-10 1995-01-27 Hitachi Ltd Plating device and wiring board
JPH10107394A (en) * 1996-09-26 1998-04-24 Ibiden Co Ltd Ceramic wiring board
JP2004253430A (en) * 2003-02-18 2004-09-09 Matsushita Electric Ind Co Ltd Method for manufacturing planar coil
JP2004319570A (en) * 2003-04-11 2004-11-11 Matsushita Electric Ind Co Ltd Method of manufacturing planar coil

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0726398A (en) * 1993-05-10 1995-01-27 Hitachi Ltd Plating device and wiring board
JPH10107394A (en) * 1996-09-26 1998-04-24 Ibiden Co Ltd Ceramic wiring board
JP2004253430A (en) * 2003-02-18 2004-09-09 Matsushita Electric Ind Co Ltd Method for manufacturing planar coil
JP2004319570A (en) * 2003-04-11 2004-11-11 Matsushita Electric Ind Co Ltd Method of manufacturing planar coil

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009117721A (en) * 2007-11-08 2009-05-28 Mitsui Mining & Smelting Co Ltd Wiring board, circuit board and method of manufacturing the same
TWI477218B (en) * 2007-11-08 2015-03-11 Chipbond Technology Corp Wiring board, circuit board, and manufacturing thereof
KR101191957B1 (en) 2010-06-11 2012-10-17 한국과학기술연구원 Plasma electrolytic oxidation coating method

Similar Documents

Publication Publication Date Title
US11317514B2 (en) Method for forming circuits using seed layer and etchant composition for selective etching of seed layer
JP2009010268A (en) Planal coil and manufacturing method therefor
JP2009124098A (en) Electric member and method for manufacturing printed circuit board using it
US11453823B2 (en) Method for manufacturing transfer film including seed layer, method for manufacturing circuit board by selectively etching seed layer, and etching solution composite
CN104780710B (en) Printed wiring board and preparation method thereof
TW200603707A (en) Printed circuit board and method for manufacturing printed circuit board
JP2005093934A (en) Filling method into through-hole
ATE388614T1 (en) METHOD FOR PRODUCING A DOUBLE-SIDED CIRCUIT BOARD
JP2007335539A (en) Method of manufacturing double sided wiring board
JP2004319570A (en) Method of manufacturing planar coil
JP2006203013A (en) Pattern formation method
JP2005256159A (en) Method for forming copper plating film, continuous copper plating equipment for resin film substrate for semiconductor package and flexible copper clad laminated plate
JP2009272571A (en) Printed circuit board and method of manufacturing the same
JP2003101194A (en) Production method for printed wiring board
JP2008308749A (en) Copper plating method
JP2009041112A (en) Copper etching liquid and manufacturing method of printed wiring board using the same
JP2004342645A (en) Method for manufacturing planar coil
JP2006339483A (en) Wiring board and manufacturing method thereof
JP2004253430A (en) Method for manufacturing planar coil
JPH05251852A (en) Printed-circuit board and its manufacture
JP2003031927A (en) Method of manufacturing printed wiring board
CN107920427A (en) The preparation method and printed circuit board (PCB) of the metal connecting structure of circuit board
JP2005126777A (en) Electroplating bath
JP2008218540A (en) Manufacturing method for wiring board
JP2008258483A (en) Production method of printed wiring board

Legal Events

Date Code Title Description
A621 Written request for application examination

Effective date: 20070226

Free format text: JAPANESE INTERMEDIATE CODE: A621

RD01 Notification of change of attorney

Effective date: 20070313

Free format text: JAPANESE INTERMEDIATE CODE: A7421

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20091109

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20091117

RD01 Notification of change of attorney

Effective date: 20091120

Free format text: JAPANESE INTERMEDIATE CODE: A7421

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20100316