JP2006108434A - Drive circuit substrate - Google Patents

Drive circuit substrate Download PDF

Info

Publication number
JP2006108434A
JP2006108434A JP2004293840A JP2004293840A JP2006108434A JP 2006108434 A JP2006108434 A JP 2006108434A JP 2004293840 A JP2004293840 A JP 2004293840A JP 2004293840 A JP2004293840 A JP 2004293840A JP 2006108434 A JP2006108434 A JP 2006108434A
Authority
JP
Japan
Prior art keywords
drive circuit
conductive layer
circuit board
hole
circuit substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2004293840A
Other languages
Japanese (ja)
Inventor
Tsutomu Ota
勉 太田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Japan Display Central Inc
Original Assignee
Toshiba Matsushita Display Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Matsushita Display Technology Co Ltd filed Critical Toshiba Matsushita Display Technology Co Ltd
Priority to JP2004293840A priority Critical patent/JP2006108434A/en
Publication of JP2006108434A publication Critical patent/JP2006108434A/en
Pending legal-status Critical Current

Links

Images

Landscapes

  • Liquid Crystal (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Structure Of Printed Boards (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)

Abstract

<P>PROBLEM TO BE SOLVED: To provide a drive circuit substrate having a structure which can shield noise from through holes. <P>SOLUTION: The drive circuit substrate 5, wherein a plurality of conductive layers are laminated has a wiring pattern W1 disposed on the first major surface S1 of the drive circuit substrate 5, a connection CP which electrically connects the wiring pattern W1 with at least one conductive layer S3 (SgL) via a through hole TH, passing through from the first major surface S1 to a second major surface S5 of the driving circuit substrate 5, the land LP of a ground potential enclosing the circumference of the through hole TH that is insulated from the connection CP on the second major surface S5 of the drive circuit substrate 5, and a shielding member SP which covers the land LP and shields the through hole TH. <P>COPYRIGHT: (C)2006,JPO&NCIPI

Description

この発明は、駆動回路基板に係り、特に、表示パネルに駆動信号を供給する駆動回路基板に関する。   The present invention relates to a drive circuit board, and more particularly to a drive circuit board that supplies a drive signal to a display panel.

液晶表示装置などに代表される表示装置は、表示パネルと、この表示パネルに駆動信号を供給する駆動回路基板とを備えており、これら表示パネルと駆動回路基板とはフレキシブル基板を介して電気的に接続されている(例えば、特許文献1参照。)。
特開2003−295842号公報
A display device represented by a liquid crystal display device or the like includes a display panel and a drive circuit board that supplies a drive signal to the display panel. The display panel and the drive circuit board are electrically connected via a flexible substrate. (For example, refer to Patent Document 1).
JP 2003-295842 A

駆動回路基板は、例えば、複数の導電層を積層した構造を有しており、その表面に部品面すなわちフレキシブル基板と接続される接続端子や各種配線パターンを有している。このような駆動回路基板は、その表面から裏面まで貫通するスルーホールを有している。すなわち、基板表面の接続端子は、スルーホールを介して所望の導電層と電気的に接続されている。   The drive circuit board has, for example, a structure in which a plurality of conductive layers are stacked, and has a connection terminal connected to a component surface, that is, a flexible board, and various wiring patterns on the surface thereof. Such a drive circuit board has a through-hole penetrating from the front surface to the back surface. That is, the connection terminal on the substrate surface is electrically connected to a desired conductive layer through the through hole.

しかしながら、信号ラインや電源ライン、クロック信号ラインなどの導電層と電気的に接続するためのスルーホールからノイズを発生する場合がある。   However, noise may be generated from through holes for electrical connection with conductive layers such as signal lines, power supply lines, and clock signal lines.

この発明は、上述した問題点に鑑みなされたものであって、その目的は、スルーホールからのノイズをシールドできる構造を有した駆動回路基板を提供することにある。   The present invention has been made in view of the above-described problems, and an object thereof is to provide a drive circuit board having a structure capable of shielding noise from a through hole.

この発明の様態による駆動回路基板は、
複数の導電層を積層した駆動回路基板であって、
駆動回路基板の第1主面上に配置された接続端子と、
駆動回路基板の第1主面から第2主面まで貫通するスルーホールを介して前記接続端子と少なくとも1つの導電層とを電気的に接続する接続部と、
駆動回路基板の第2主面上において、前記接続部と絶縁された状態で前記スルーホールの周囲を囲む接地電位のランド部と、
前記ランド部を覆い、前記スルーホールをシールドするシールド部材と、
を備えたことを特徴とする。
A drive circuit board according to an aspect of the present invention
A drive circuit board in which a plurality of conductive layers are laminated,
A connection terminal disposed on the first main surface of the drive circuit board;
A connection portion for electrically connecting the connection terminal and at least one conductive layer through a through hole penetrating from the first main surface to the second main surface of the drive circuit board;
On the second main surface of the drive circuit board, a land portion having a ground potential that surrounds the periphery of the through hole while being insulated from the connection portion;
A shield member that covers the land portion and shields the through hole;
It is provided with.

この発明によれば、スルーホールからのノイズをシールドできる構造を有した駆動回路基板を提供することができる。   According to the present invention, it is possible to provide a drive circuit board having a structure capable of shielding noise from a through hole.

以下、この発明の一実施の形態に係る駆動回路基板について図面を参照して説明する。なお、ここでは、表示装置、例えば液晶表示装置に適用可能な駆動回路基板について説明する。   A drive circuit board according to an embodiment of the present invention will be described below with reference to the drawings. Here, a driving circuit board applicable to a display device such as a liquid crystal display device will be described.

図1に示すように、液晶表示装置1は、略矩形平板状の液晶表示パネル2を備えている。この液晶表示パネル2は、一対の基板すなわちアレイ基板3と対向基板4との間に光変調層として液晶層を挟持して構成されている。   As shown in FIG. 1, the liquid crystal display device 1 includes a liquid crystal display panel 2 having a substantially rectangular flat plate shape. The liquid crystal display panel 2 is configured by sandwiching a liquid crystal layer as a light modulation layer between a pair of substrates, that is, an array substrate 3 and a counter substrate 4.

アレイ基板3は、走査線Scと信号線Sgとの交差部近傍において表示画素PX毎に配置された薄膜トランジスタなどのスイッチング素子SW、スイッチング素子SWに接続された画素電極PEなどを備えている。対向基板4は、対向電極CEなどを備えている。これらアレイ基板3及び対向基板4は、画素電極PEと対向電極CEとを対向させた状態で配設され、これらの間にギャップを形成する。液晶層LQは、アレイ基板3と対向基板4とのギャップに封止された液晶組成物によって形成されている。   The array substrate 3 includes a switching element SW such as a thin film transistor disposed for each display pixel PX in the vicinity of the intersection of the scanning line Sc and the signal line Sg, a pixel electrode PE connected to the switching element SW, and the like. The counter substrate 4 includes a counter electrode CE and the like. The array substrate 3 and the counter substrate 4 are disposed with the pixel electrode PE and the counter electrode CE facing each other, and a gap is formed between them. The liquid crystal layer LQ is formed of a liquid crystal composition sealed in the gap between the array substrate 3 and the counter substrate 4.

液晶表示パネル2に駆動信号を供給する駆動回路基板5は、フレキシブルな細長い矩形平板状の一対のプリント配線基板6を介して液晶表示パネル2における一側縁に電気的に接続されている。   A drive circuit board 5 that supplies a drive signal to the liquid crystal display panel 2 is electrically connected to one side edge of the liquid crystal display panel 2 via a pair of flexible elongated rectangular flat printed wiring boards 6.

この駆動回路基板5は、図2及び図3に示すように、複数の導電層を積層した構造を有している。例えば、駆動回路基板5は、それぞれ導電パターンを有した第1導電層(第1主面)S1、第2導電層S2、第3導電層S3、第4導電層S4、及び、第5導電層(第2主面)S5を順に積層することによって構成されている。   As shown in FIGS. 2 and 3, the drive circuit board 5 has a structure in which a plurality of conductive layers are stacked. For example, the drive circuit board 5 includes a first conductive layer (first main surface) S1, a second conductive layer S2, a third conductive layer S3, a fourth conductive layer S4, and a fifth conductive layer each having a conductive pattern. (Second main surface) S5 is laminated in order.

駆動回路基板5の表面である第1導電層S1は、プリント配線基板6と接続される部品面に相当する。この第1導電層S1は、プリント配線基板6と接続される複数の接続端子Tやこの接続端子Tに一端が接続された各種配線パターンWなどの導電パターンを有している。   The first conductive layer S <b> 1 that is the surface of the drive circuit board 5 corresponds to a component surface connected to the printed wiring board 6. The first conductive layer S1 has conductive patterns such as a plurality of connection terminals T connected to the printed wiring board 6 and various wiring patterns W having one ends connected to the connection terminals T.

第2導電層S2は、例えば接地電位のグランド層Gndなどの導電パターンを有している。第3導電層S3は、例えば各種駆動信号が出力される複数の信号ラインSgLなどの導電パターンを有している。第4導電層S4は、例えば電源を供給する電源ラインPwLや、接地電位のグランドラインGndLなどの導電パターンを有している。第5導電層S5は、駆動回路基板5の裏面に相当する。   The second conductive layer S2 has a conductive pattern such as a ground layer Gnd having a ground potential. The third conductive layer S3 has a conductive pattern such as a plurality of signal lines SgL for outputting various drive signals, for example. The fourth conductive layer S4 has a conductive pattern such as a power supply line PwL that supplies power, a ground line GndL of the ground potential, and the like. The fifth conductive layer S5 corresponds to the back surface of the drive circuit board 5.

このような構成の駆動回路基板5は、その表面すなわち第1導電層S1から裏面すなわち第5導電層S5まで貫通するスルーホールTHを有しており、さらに、このスルーホールTHを介して第1導電層S1の接続端子Tと少なくとも1つの所望の導電層とを電気的に接続する接続部CPを有している。   The drive circuit board 5 having such a configuration has a through hole TH that penetrates from the front surface, that is, the first conductive layer S1, to the back surface, that is, the fifth conductive layer S5, and further, the first through the through hole TH. A connection portion CP for electrically connecting the connection terminal T of the conductive layer S1 and at least one desired conductive layer is provided.

すなわち、第1導電層S1の配線パターンWは、スルーホールTHまで延在されている。また、第2導電層S2のグランド層Gnd、第3導電層S3の信号ラインSgL、第4導電層S4の電源ラインPwLやグランドラインGndLなどの導電パターンも同様に、スルーホールTHまで延在されている。換言すると、各スルーホールTHは、その一端が第1導電層S1のいずれか1つの配線パターンWを貫通し、また、その中途部が少なくとも1つの導電層の導電パターンを貫通する。   That is, the wiring pattern W of the first conductive layer S1 extends to the through hole TH. Similarly, the conductive pattern such as the ground layer Gnd of the second conductive layer S2, the signal line SgL of the third conductive layer S3, the power supply line PwL of the fourth conductive layer S4, and the ground line GndL extends to the through hole TH. ing. In other words, one end of each through hole TH passes through any one wiring pattern W of the first conductive layer S1, and the middle part thereof passes through the conductive pattern of at least one conductive layer.

接続部CPは、スルーホールTHに充填された導電性部材によって形成されている。つまり、接続部CPは、スルーホールTHが貫通する配線パターンW及び導電パターンに接触し、これらを電気的に接続する。   The connection part CP is formed by a conductive member filled in the through hole TH. That is, the connecting portion CP contacts the wiring pattern W and the conductive pattern through which the through hole TH passes and electrically connects them.

図3に示した例では、第1配線パターンW1は、接続部CP1により第3導電層S3と接続されている。つまり、第1導電層S1の接続端子T1は、配線パターンW1及び接続部CP1を介して第3導電層S3の信号ラインSgLと電気的に接続されている。第2配線パターンW2は、接続部CP2により第4導電層S4と接続されている。つまり、第1導電層S1の接続端子T2は、第2配線パターンW2及び接続部CP2を介して第4導電層S4の電源ラインPwLと電気的に接続されている。第3配線パターンW3は、接続部CP3により第4導電層S4と接続されている。つまり、第1導電層S1の接続端子T3は、第3配線パターンW3及び接続部CP3を介して第4導電層S4のグランドラインGndLと電気的に接続されている。   In the example shown in FIG. 3, the first wiring pattern W1 is connected to the third conductive layer S3 by the connecting portion CP1. That is, the connection terminal T1 of the first conductive layer S1 is electrically connected to the signal line SgL of the third conductive layer S3 via the wiring pattern W1 and the connection portion CP1. The second wiring pattern W2 is connected to the fourth conductive layer S4 by the connection portion CP2. That is, the connection terminal T2 of the first conductive layer S1 is electrically connected to the power supply line PwL of the fourth conductive layer S4 via the second wiring pattern W2 and the connection portion CP2. The third wiring pattern W3 is connected to the fourth conductive layer S4 by the connection portion CP3. That is, the connection terminal T3 of the first conductive layer S1 is electrically connected to the ground line GndL of the fourth conductive layer S4 via the third wiring pattern W3 and the connection portion CP3.

このとき、配線パターンWと信号ラインSgLや電源ラインPwLなどの導電パターンとを電気的に接続するためのスルーホールTHからノイズを発生する場合がある。このため、これらの導電パターンと電気的に接続するためのスルーホールTHは、絶縁処理されている。   At this time, noise may be generated from the through hole TH for electrically connecting the wiring pattern W and the conductive pattern such as the signal line SgL and the power supply line PwL. For this reason, the through holes TH for electrical connection with these conductive patterns are insulated.

すなわち、第5導電層S5においては、接続部CPと電気的に絶縁された状態でスルーホールTHの周囲を囲むようなリング状のランド部LPが配置されている。このランド部LPは、接地電位である。なお、ランド部LPは、接地電位の導電層例えば第2導電層S2のグランド層Gndに電気的に接続されても良い。   That is, in the fifth conductive layer S5, a ring-shaped land portion LP is disposed so as to surround the through hole TH in a state of being electrically insulated from the connection portion CP. The land portion LP is at ground potential. The land portion LP may be electrically connected to a conductive layer having a ground potential, for example, the ground layer Gnd of the second conductive layer S2.

このランド部LPは、シールド部材SPによって覆われている。このシールド部材SPは、ランド部LPの外径と同等もしくはそれ以上のサイズを有するシールド性を有する板状の金属板によって形成され、例えば銅箔によって形成されている。これにより、スルーホールTHがシールドされる。特に、接地電位以外の電位の接続部CP、すなわち信号ラインSgLや電源ラインPwLなどと接触する接続部CPを有したスルーホールTHは、ランド部LP及びシールド部材SPによって覆われている。   The land portion LP is covered with a shield member SP. The shield member SP is formed of a plate-shaped metal plate having a shielding property having a size equal to or larger than the outer diameter of the land portion LP, and is formed of, for example, copper foil. Thereby, the through hole TH is shielded. In particular, the through hole TH having the connection portion CP having a potential other than the ground potential, that is, the connection portion CP in contact with the signal line SgL, the power supply line PwL, or the like is covered with the land portion LP and the shield member SP.

したがって、信号ラインSgLや電源ラインPwLなどの導電パターンと接続するためのスルーホールTHからのノイズをシールドすることができる。また、シールド部材は、少なくともランド部LPと同等のサイズであれば良く、コストの増大を抑制することができる。さらに、実装マシーンを利用したリフローでスルーホールの絶縁処理を行うことが可能となり、コストを低減することができる。   Therefore, it is possible to shield noise from the through hole TH for connecting to conductive patterns such as the signal line SgL and the power supply line PwL. Moreover, the shield member should just be the size at least equivalent to land part LP, and can suppress the increase in cost. Furthermore, it is possible to perform through-hole insulation processing by reflow using a mounting machine, thereby reducing costs.

なお、この発明は、上記実施形態そのままに限定されるものではなく、その実施の段階ではその要旨を逸脱しない範囲で構成要素を変形して具体化できる。また、上記実施形態に開示されている複数の構成要素の適宜な組み合せにより種々の発明を形成できる。例えば、実施形態に示される全構成要素から幾つかの構成要素を削除してもよい。更に、異なる実施形態に亘る構成要素を適宜組み合せてもよい。   Note that the present invention is not limited to the above-described embodiment as it is, and can be embodied by modifying the components without departing from the gist of the invention in the stage of implementation. Further, various inventions can be formed by appropriately combining a plurality of constituent elements disclosed in the embodiment. For example, some components may be deleted from all the components shown in the embodiment. Furthermore, you may combine suitably the component covering different embodiment.

図1は、この発明の一実施の形態に係る駆動回路基板を備えた表示装置の一例を示す図である。FIG. 1 is a diagram showing an example of a display device provided with a drive circuit board according to an embodiment of the present invention. 図2は、図1に示した駆動回路基板の積層構造を概略的に示す図である。FIG. 2 is a diagram schematically showing a stacked structure of the drive circuit board shown in FIG. 図3は、図1に示した駆動回路基板の断面構造を概略的に示す図である。FIG. 3 is a diagram schematically showing a cross-sectional structure of the drive circuit board shown in FIG.

符号の説明Explanation of symbols

5…駆動回路基板、S1…第1導電層(表面)、S2…第2導電層、S3…第3導電層、S4…第4導電層、S5…第5導電層(裏面)、T…接続端子、W…配線パターン、CP…接続部、LP…ランド部、SP…シールド部材、TH…スルーホール   DESCRIPTION OF SYMBOLS 5 ... Drive circuit board, S1 ... 1st conductive layer (front surface), S2 ... 2nd conductive layer, S3 ... 3rd conductive layer, S4 ... 4th conductive layer, S5 ... 5th conductive layer (back surface), T ... Connection Terminal, W ... Wiring pattern, CP ... Connection, LP ... Land, SP ... Shield member, TH ... Through hole

Claims (3)

複数の導電層を積層した駆動回路基板であって、
駆動回路基板の第1主面上に配置された接続端子と、
駆動回路基板の第1主面から第2主面まで貫通するスルーホールを介して前記接続端子と少なくとも1つの導電層とを電気的に接続する接続部と、
駆動回路基板の第2主面上において、前記接続部と絶縁された状態で前記スルーホールの周囲を囲む接地電位のランド部と、
前記ランド部を覆い、前記スルーホールをシールドするシールド部材と、
を備えたことを特徴とする駆動回路基板。
A drive circuit board in which a plurality of conductive layers are laminated,
A connection terminal disposed on the first main surface of the drive circuit board;
A connection portion for electrically connecting the connection terminal and at least one conductive layer through a through hole penetrating from the first main surface to the second main surface of the drive circuit board;
On the second main surface of the drive circuit board, a land portion having a ground potential that surrounds the periphery of the through hole while being insulated from the connection portion;
A shield member that covers the land portion and shields the through hole;
A drive circuit board comprising:
前記ランド部は、複数の導電層のうち、接地電位の導電層に電気的に接続されたことを特徴とする請求項1に記載の駆動回路基板。   The drive circuit board according to claim 1, wherein the land portion is electrically connected to a conductive layer having a ground potential among a plurality of conductive layers. 前記接続部は、接地電位とは異なる電位であることを特徴とする請求項1に記載の駆動回路基板。   The drive circuit board according to claim 1, wherein the connection portion has a potential different from a ground potential.
JP2004293840A 2004-10-06 2004-10-06 Drive circuit substrate Pending JP2006108434A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2004293840A JP2006108434A (en) 2004-10-06 2004-10-06 Drive circuit substrate

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2004293840A JP2006108434A (en) 2004-10-06 2004-10-06 Drive circuit substrate

Publications (1)

Publication Number Publication Date
JP2006108434A true JP2006108434A (en) 2006-04-20

Family

ID=36377789

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2004293840A Pending JP2006108434A (en) 2004-10-06 2004-10-06 Drive circuit substrate

Country Status (1)

Country Link
JP (1) JP2006108434A (en)

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2010026169A (en) * 2008-07-17 2010-02-04 Toshiba Mobile Display Co Ltd Display device and printed circuit board
KR100998720B1 (en) 2007-12-07 2010-12-07 삼성전기주식회사 Electromagnetic bandgap structure and printed circuit board
KR100998718B1 (en) 2008-01-21 2010-12-07 삼성전기주식회사 Electromagnetic bandgap structure and printed circuit board
KR100998723B1 (en) * 2007-08-07 2010-12-07 삼성전기주식회사 Electromagnetic bandgap structure and printed circuit board
KR101038234B1 (en) 2009-02-24 2011-06-01 삼성전기주식회사 Electromagnetic interference noise reduction board using electromagnetic bandgap structure
KR20180125669A (en) * 2017-05-15 2018-11-26 한국단자공업 주식회사 Pcb and cable assembly
WO2018226393A1 (en) * 2017-06-05 2018-12-13 Waymo Llc Pcb optical isolation by nonuniform catch pad stack

Cited By (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100998723B1 (en) * 2007-08-07 2010-12-07 삼성전기주식회사 Electromagnetic bandgap structure and printed circuit board
KR100998720B1 (en) 2007-12-07 2010-12-07 삼성전기주식회사 Electromagnetic bandgap structure and printed circuit board
KR100998718B1 (en) 2008-01-21 2010-12-07 삼성전기주식회사 Electromagnetic bandgap structure and printed circuit board
JP2010026169A (en) * 2008-07-17 2010-02-04 Toshiba Mobile Display Co Ltd Display device and printed circuit board
TWI487448B (en) * 2008-07-17 2015-06-01 Japan Display Central Inc Printed circuit board and method for manufacturing the same
KR101038234B1 (en) 2009-02-24 2011-06-01 삼성전기주식회사 Electromagnetic interference noise reduction board using electromagnetic bandgap structure
KR20180125669A (en) * 2017-05-15 2018-11-26 한국단자공업 주식회사 Pcb and cable assembly
KR102070676B1 (en) * 2017-05-15 2020-04-02 한국단자공업 주식회사 Pcb and cable assembly
WO2018226393A1 (en) * 2017-06-05 2018-12-13 Waymo Llc Pcb optical isolation by nonuniform catch pad stack
US10178764B2 (en) 2017-06-05 2019-01-08 Waymo Llc PCB optical isolation by nonuniform catch pad stack
US11102882B2 (en) 2017-06-05 2021-08-24 Waymo Llc PCB optical isolation by nonuniform catch pad stack
US11582867B2 (en) 2017-06-05 2023-02-14 Waymo Llc PCB optical isolation by nonuniform catch pad stack

Similar Documents

Publication Publication Date Title
US9961773B2 (en) Printed circuit board assembly
KR100723492B1 (en) Display driver integrated circuit device, film package and module including them
KR100809608B1 (en) Connecting structures capable of reducing deformation of signal
US8779292B2 (en) Substrate and substrate bonding device using the same
JP2008112070A (en) Inter-board connecting structure, inter-board connecting method, and display apparatus
JP2010251376A (en) Wiring body, method of manufacturing the same, and electronic equipment
JP2007281378A (en) Flexible wiring board and electronic component
US20200133047A1 (en) Display module
JP2006108434A (en) Drive circuit substrate
KR101739804B1 (en) Display apparatus
JP2006237320A (en) Flexible mounting substrate
US20050190334A1 (en) Display device
US10064267B2 (en) Printed circuit board and display device including the same
US9510462B2 (en) Method for fabricating circuit board structure
WO2017138443A1 (en) Semiconductor device and display device
JP2017161792A (en) Display device
KR102404721B1 (en) Flexible printed circuit board
JP2006236870A (en) Display device
JP2010113263A (en) Electro-optical device and electronic apparatus provided with the same
JP2007298728A (en) Display apparatus
JP2008211033A (en) Display device
JP2011091238A (en) Circuit board
JP2010050296A (en) Tape carrier for semiconductor device, semiconductor device, and semiconductor module
JP5107270B2 (en) Mounting board and electronic equipment
JP2011053327A (en) Display device