JP2005519393A - 仮想直接メモリ・アクセスのための方法及び装置 - Google Patents

仮想直接メモリ・アクセスのための方法及び装置 Download PDF

Info

Publication number
JP2005519393A
JP2005519393A JP2003573554A JP2003573554A JP2005519393A JP 2005519393 A JP2005519393 A JP 2005519393A JP 2003573554 A JP2003573554 A JP 2003573554A JP 2003573554 A JP2003573554 A JP 2003573554A JP 2005519393 A JP2005519393 A JP 2005519393A
Authority
JP
Japan
Prior art keywords
interrupt
callback function
processor
virtual dma
virtual
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2003573554A
Other languages
English (en)
Japanese (ja)
Other versions
JP2005519393A5 (https=
Inventor
カステレ，ジャン
リザシェル，フレデリック
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NXP USA Inc
Original Assignee
NXP USA Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NXP USA Inc filed Critical NXP USA Inc
Publication of JP2005519393A publication Critical patent/JP2005519393A/ja
Publication of JP2005519393A5 publication Critical patent/JP2005519393A5/ja
Pending legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Mobile Radio Communication Systems (AREA)
  • Telephone Function (AREA)
JP2003573554A 2002-03-01 2003-02-25 仮想直接メモリ・アクセスのための方法及び装置 Pending JP2005519393A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP02290502A EP1341092A1 (en) 2002-03-01 2002-03-01 Method and arrangement for virtual direct memory access
PCT/EP2003/001881 WO2003075167A1 (en) 2002-03-01 2003-02-25 Method and arrangement for virtual direct memory access

Publications (2)

Publication Number Publication Date
JP2005519393A true JP2005519393A (ja) 2005-06-30
JP2005519393A5 JP2005519393A5 (https=) 2006-05-18

Family

ID=27675778

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2003573554A Pending JP2005519393A (ja) 2002-03-01 2003-02-25 仮想直接メモリ・アクセスのための方法及び装置

Country Status (7)

Country Link
EP (1) EP1341092A1 (https=)
JP (1) JP2005519393A (https=)
KR (1) KR20040101260A (https=)
CN (1) CN100367255C (https=)
AU (1) AU2003218666A1 (https=)
TW (1) TWI287709B (https=)
WO (1) WO2003075167A1 (https=)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100891508B1 (ko) 2007-03-16 2009-04-06 삼성전자주식회사 가상 디엠에이를 포함하는 시스템
CN101303651B (zh) * 2007-05-10 2011-08-24 联芯科技有限公司 业务处理方法及采用该方法的用户设备
CN101937407B (zh) * 2009-06-30 2012-09-05 联想(北京)有限公司 一种被动硬件设备访问装置及方法
CN107193767B (zh) * 2017-05-25 2020-05-19 北京计算机技术及应用研究所 一种双控制器存储系统缓存镜像的数据传输系统
US12162146B2 (en) 2020-01-20 2024-12-10 Siemens Industry Software Ltd. Method and system for facilitating a concurrent simulation of multiple robotic tasks

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5475860A (en) * 1992-06-15 1995-12-12 Stratus Computer, Inc. Input/output control system and method for direct memory transfer according to location addresses provided by the source unit and destination addresses provided by the destination unit
US5875352A (en) * 1995-11-03 1999-02-23 Sun Microsystems, Inc. Method and apparatus for multiple channel direct memory access control
US6260081B1 (en) * 1998-11-24 2001-07-10 Advanced Micro Devices, Inc. Direct memory access engine for supporting multiple virtual direct memory access channels
US7089344B1 (en) * 2000-06-09 2006-08-08 Motorola, Inc. Integrated processor platform supporting wireless handheld multi-media devices

Also Published As

Publication number Publication date
EP1341092A1 (en) 2003-09-03
TW200400437A (en) 2004-01-01
TWI287709B (en) 2007-10-01
CN100367255C (zh) 2008-02-06
WO2003075167A1 (en) 2003-09-12
AU2003218666A1 (en) 2003-09-16
CN1647055A (zh) 2005-07-27
KR20040101260A (ko) 2004-12-02

Similar Documents

Publication Publication Date Title
US6360243B1 (en) Method, device and article of manufacture for implementing a real-time task scheduling accelerator
US5390329A (en) Responding to service requests using minimal system-side context in a multiprocessor environment
JP4693326B2 (ja) 組込み型プロセッサにおいてゼロタイムコンテクストスイッチを用いて命令レベルをマルチスレッド化するシステムおよび方法
US20060010446A1 (en) Method and system for concurrent execution of multiple kernels
US6430593B1 (en) Method, device and article of manufacture for efficient task scheduling in a multi-tasking preemptive priority-based real-time operating system
JP5809366B2 (ja) ポータブルコンピューティングデバイスにおいて要求をスケジューリングするための方法およびシステム
TWI307477B (https=)
JP4148223B2 (ja) プロセッサおよび情報処理方法
JPWO2009022371A1 (ja) タスク処理装置
JPWO2009157178A1 (ja) 仮想計算機制御装置、仮想計算機制御プログラム及び仮想計算機制御回路
WO2008023426A1 (fr) Dispositif de traitement de tâche
CN111538580B (zh) 一种嵌入式实时操作系统的线程信号操作方法与系统
WO2005099334A2 (en) Event handling mechanism
CN116360941A (zh) 一种面向多核dsp的并行计算资源自组织调度方法及系统
JP4127848B2 (ja) タスク処理装置
JP2005519393A (ja) 仮想直接メモリ・アクセスのための方法及び装置
JP4609113B2 (ja) プロセッサ
JP2003099272A (ja) タスク切替システムと方法およびｄｓｐとモデム
WO2025200656A1 (zh) 指令调度方法及装置、处理器、电子装置和存储介质
CN100576175C (zh) 用于多个内核的并行执行的方法和系统
JP2008537248A (ja) デジタルシグナルプロセッサ上でのマルチタスクの実施
CN120144213B (zh) 基于Cortex-M85内核的多核操作系统同步启动方法
JP2008269597A (ja) タスク処理装置
JP2010049700A (ja) タスク処理装置
WO1992003783A1 (en) Method of implementing kernel functions

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20060227

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20060322

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20080820

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20081105

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20090119