JP2005505030A - 複数のハードウェア構成を有する再構成可能なハードウェア・アーキテクチャにおけるスケジューリング方法 - Google Patents

複数のハードウェア構成を有する再構成可能なハードウェア・アーキテクチャにおけるスケジューリング方法 Download PDF

Info

Publication number
JP2005505030A
JP2005505030A JP2003529342A JP2003529342A JP2005505030A JP 2005505030 A JP2005505030 A JP 2005505030A JP 2003529342 A JP2003529342 A JP 2003529342A JP 2003529342 A JP2003529342 A JP 2003529342A JP 2005505030 A JP2005505030 A JP 2005505030A
Authority
JP
Japan
Prior art keywords
scheduler
configuration
time
reconfigurable
reconfigurable chip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2003529342A
Other languages
English (en)
Japanese (ja)
Other versions
JP2005505030A5 (de
Inventor
クレイグ ビー グリーンバーグ
Original Assignee
インテル コーポレイション
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by インテル コーポレイション filed Critical インテル コーポレイション
Publication of JP2005505030A publication Critical patent/JP2005505030A/ja
Publication of JP2005505030A5 publication Critical patent/JP2005505030A5/ja
Pending legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
    • G06F15/7867—Architectures of general purpose stored program computers comprising a single central processing unit with reconfigurable architecture
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/22—Microcontrol or microprogram arrangements
    • G06F9/24—Loading of the microprogram

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • Logic Circuits (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP2003529342A 2001-09-14 2002-09-16 複数のハードウェア構成を有する再構成可能なハードウェア・アーキテクチャにおけるスケジューリング方法 Pending JP2005505030A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/953,568 US20030056091A1 (en) 2001-09-14 2001-09-14 Method of scheduling in a reconfigurable hardware architecture with multiple hardware configurations
PCT/US2002/029479 WO2003025784A2 (en) 2001-09-14 2002-09-16 Method of scheduling in a reconfigurable hardware architecture with multiple hardware configurations

Publications (2)

Publication Number Publication Date
JP2005505030A true JP2005505030A (ja) 2005-02-17
JP2005505030A5 JP2005505030A5 (de) 2006-01-05

Family

ID=25494199

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2003529342A Pending JP2005505030A (ja) 2001-09-14 2002-09-16 複数のハードウェア構成を有する再構成可能なハードウェア・アーキテクチャにおけるスケジューリング方法

Country Status (7)

Country Link
US (1) US20030056091A1 (de)
EP (1) EP1461698A2 (de)
JP (1) JP2005505030A (de)
KR (1) KR20040069257A (de)
CN (1) CN1568460A (de)
AU (1) AU2002341686A1 (de)
WO (1) WO2003025784A2 (de)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2012089154A (ja) * 2005-09-30 2012-05-10 Coware Inc マルチコアアーキテクチャにおけるスケジューリング
JP2017117204A (ja) * 2015-12-24 2017-06-29 富士通株式会社 プロセッサ、再構成可能回路の制御方法及びプログラム
JP2020530175A (ja) * 2017-08-03 2020-10-15 ネクスト シリコン リミテッドＮｅｘｔ Ｓｉｌｉｃｏｎ Ｌｔｄ 構成可能なハードウェアの実行時の最適化

Families Citing this family (43)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7266725B2 (en) 2001-09-03 2007-09-04 Pact Xpp Technologies Ag Method for debugging reconfigurable architectures
DE19651075A1 (de) * 1996-12-09 1998-06-10 Pact Inf Tech Gmbh Einheit zur Verarbeitung von numerischen und logischen Operationen, zum Einsatz in Prozessoren (CPU's), Mehrrechnersystemen, Datenflußprozessoren (DFP's), digitalen Signal Prozessoren (DSP's) oder dergleichen
DE19654595A1 (de) * 1996-12-20 1998-07-02 Pact Inf Tech Gmbh I0- und Speicherbussystem für DFPs sowie Bausteinen mit zwei- oder mehrdimensionaler programmierbaren Zellstrukturen
JP3961028B2 (ja) 1996-12-27 2007-08-15 ペーアーツェーテー イクスペーペー テクノロジーズ アクチエンゲゼルシャフト データフロープロセッサ（ｄｆｐ）の自動的なダイナミックアンロード方法並びに２次元または３次元のプログラミング可能なセルストラクチャを有するモジュール（ｆｐｇａ，ｄｐｇａ等）
DE19654846A1 (de) * 1996-12-27 1998-07-09 Pact Inf Tech Gmbh Verfahren zum selbständigen dynamischen Umladen von Datenflußprozessoren (DFPs) sowie Bausteinen mit zwei- oder mehrdimensionalen programmierbaren Zellstrukturen (FPGAs, DPGAs, o. dgl.)
US6542998B1 (en) 1997-02-08 2003-04-01 Pact Gmbh Method of self-synchronization of configurable elements of a programmable module
DE19704742A1 (de) * 1997-02-11 1998-09-24 Pact Inf Tech Gmbh Internes Bussystem für DFPs, sowie Bausteinen mit zwei- oder mehrdimensionalen programmierbaren Zellstrukturen, zur Bewältigung großer Datenmengen mit hohem Vernetzungsaufwand
US8686549B2 (en) 2001-09-03 2014-04-01 Martin Vorbach Reconfigurable elements
DE19861088A1 (de) * 1997-12-22 2000-02-10 Pact Inf Tech Gmbh Verfahren zur Reparatur von integrierten Schaltkreisen
WO2000077652A2 (de) 1999-06-10 2000-12-21 Pact Informationstechnologie Gmbh Sequenz-partitionierung auf zellstrukturen
EP2226732A3 (de) 2000-06-13 2016-04-06 PACT XPP Technologies AG Cachehierarchie für einen Multicore-Prozessor
US8058899B2 (en) 2000-10-06 2011-11-15 Martin Vorbach Logic cell array and bus system
US20040015899A1 (en) * 2000-10-06 2004-01-22 Frank May Method for processing data
US9037807B2 (en) 2001-03-05 2015-05-19 Pact Xpp Technologies Ag Processor arrangement on a chip including data processing, memory, and interface elements
US7444531B2 (en) 2001-03-05 2008-10-28 Pact Xpp Technologies Ag Methods and devices for treating and processing data
US7844796B2 (en) 2001-03-05 2010-11-30 Martin Vorbach Data processing device and method
US7210129B2 (en) * 2001-08-16 2007-04-24 Pact Xpp Technologies Ag Method for translating programs for reconfigurable architectures
EP1402382B1 (de) 2001-06-20 2010-08-18 Richter, Thomas Verfahren zur bearbeitung von daten
US7996827B2 (en) * 2001-08-16 2011-08-09 Martin Vorbach Method for the translation of programs for reconfigurable architectures
US7434191B2 (en) * 2001-09-03 2008-10-07 Pact Xpp Technologies Ag Router
US8686475B2 (en) 2001-09-19 2014-04-01 Pact Xpp Technologies Ag Reconfigurable elements
DE10392560D2 (de) 2002-01-19 2005-05-12 Pact Xpp Technologies Ag Reconfigurierbarer Prozessor
DE10390689D2 (de) 2002-02-18 2005-02-10 Pact Xpp Technologies Ag Bussysteme und Rekonfigurationsverfahren
US8914590B2 (en) 2002-08-07 2014-12-16 Pact Xpp Technologies Ag Data processing method and device
WO2004021176A2 (de) 2002-08-07 2004-03-11 Pact Xpp Technologies Ag Verfahren und vorrichtung zur datenverarbeitung
US7657861B2 (en) 2002-08-07 2010-02-02 Pact Xpp Technologies Ag Method and device for processing data
AU2003289844A1 (en) 2002-09-06 2004-05-13 Pact Xpp Technologies Ag Reconfigurable sequencer structure
JP4665760B2 (ja) * 2003-06-25 2011-04-06 日本電気株式会社 電子計算機、半導体集積回路、制御方法、プログラムの生成方法、及びプログラム
EP1676208A2 (de) 2003-08-28 2006-07-05 PACT XPP Technologies AG Datenverarbeitungseinrichtung und verfahren
KR100731976B1 (ko) * 2005-06-30 2007-06-25 전자부품연구원 재구성 가능 프로세서의 효율적인 재구성 방법
JP4720436B2 (ja) * 2005-11-01 2011-07-13 株式会社日立製作所 リコンフィギュラブルプロセッサまたは装置
WO2007062327A2 (en) * 2005-11-18 2007-05-31 Ideal Industries, Inc. Releasable wire connector
US8250503B2 (en) 2006-01-18 2012-08-21 Martin Vorbach Hardware definition method including determining whether to implement a function as hardware or software
US8645955B2 (en) 2006-06-12 2014-02-04 Samsung Electronics Co., Ltd. Multitasking method and apparatus for reconfigurable array
KR100883655B1 (ko) * 2006-12-04 2009-02-18 삼성전자주식회사 재구성 가능한 프로세서를 갖는 문맥 교환 시스템 및 방법
KR100893527B1 (ko) 2007-02-02 2009-04-17 삼성전자주식회사 재구성 가능 멀티 프로세서 시스템에서의 매핑 및 스케줄링방법
KR100940362B1 (ko) 2007-09-28 2010-02-04 고려대학교 산학협력단 모드 집합을 사용하는 명령어 처리기에서의 모드 명령어최적화 방법
KR101511273B1 (ko) 2008-12-29 2015-04-10 삼성전자주식회사 멀티 코어 프로세서를 이용한 3차원 그래픽 렌더링 방법 및시스템
KR101553655B1 (ko) * 2009-01-19 2015-09-17 삼성전자 주식회사 재구성가능 프로세서에 대한 명령어 스케줄링 장치 및 방법
CN101788931B (zh) * 2010-01-29 2013-03-27 杭州电子科技大学 一种硬件实时容错的动态局部可重构系统
CN101853178B (zh) * 2010-04-30 2012-07-04 西安交通大学 一种调度时可重构硬件资源的描述方法
CN103559154B (zh) * 2013-11-06 2016-03-23 东南大学 一种可重构系统中隐藏存储访问延时的方法
JP6960479B2 (ja) 2017-03-14 2021-11-05 アズールエンジン テクノロジーズ ヂュハイ インク.Azurengine Technologies Zhuhai Inc. 再構成可能並列処理

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5418953A (en) * 1993-04-12 1995-05-23 Loral/Rohm Mil-Spec Corp. Method for automated deployment of a software program onto a multi-processor architecture
US6077315A (en) * 1995-04-17 2000-06-20 Ricoh Company Ltd. Compiling system and method for partially reconfigurable computing
US5966534A (en) * 1997-06-27 1999-10-12 Cooke; Laurence H. Method for compiling high level programming languages into an integrated processor with reconfigurable logic
US6658564B1 (en) * 1998-11-20 2003-12-02 Altera Corporation Reconfigurable programmable logic device computer system
US6662302B1 (en) * 1999-09-29 2003-12-09 Conexant Systems, Inc. Method and apparatus of selecting one of a plurality of predetermined configurations using only necessary bus widths based on power consumption analysis for programmable logic device
US6633181B1 (en) * 1999-12-30 2003-10-14 Stretch, Inc. Multi-scale programmable array
US6438737B1 (en) * 2000-02-15 2002-08-20 Intel Corporation Reconfigurable logic for a computer
US6637017B1 (en) * 2000-03-17 2003-10-21 Cypress Semiconductor Corp. Real time programmable feature control for programmable logic devices
US6483343B1 (en) * 2000-12-29 2002-11-19 Quicklogic Corporation Configurable computational unit embedded in a programmable device

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2012089154A (ja) * 2005-09-30 2012-05-10 Coware Inc マルチコアアーキテクチャにおけるスケジューリング
US8732439B2 (en) 2005-09-30 2014-05-20 Synopsys, Inc. Scheduling in a multicore processor
US8751773B2 (en) 2005-09-30 2014-06-10 Synopsys, Inc. Scheduling in a multicore architecture
US9164953B2 (en) 2005-09-30 2015-10-20 Synopsys, Inc. Scheduling in a multicore architecture
US9286262B2 (en) 2005-09-30 2016-03-15 Synopsys, Inc. Scheduling in a multicore architecture
US9442886B2 (en) 2005-09-30 2016-09-13 Synopsys, Inc. Scheduling in a multicore architecture
JP2017117204A (ja) * 2015-12-24 2017-06-29 富士通株式会社 プロセッサ、再構成可能回路の制御方法及びプログラム
JP2020530175A (ja) * 2017-08-03 2020-10-15 ネクスト シリコン リミテッドＮｅｘｔ Ｓｉｌｉｃｏｎ Ｌｔｄ 構成可能なハードウェアの実行時の最適化
JP7245833B2 (ja) 2017-08-03 2023-03-24 ネクスト シリコン リミテッド 構成可能なハードウェアの実行時の最適化

Also Published As

Publication number Publication date
US20030056091A1 (en) 2003-03-20
CN1568460A (zh) 2005-01-19
KR20040069257A (ko) 2004-08-05
EP1461698A2 (de) 2004-09-29
WO2003025784A3 (en) 2004-07-01
AU2002341686A1 (en) 2003-04-01
WO2003025784A2 (en) 2003-03-27

Similar Documents

Publication Publication Date Title
JP2005505030A (ja) 複数のハードウェア構成を有する再構成可能なハードウェア・アーキテクチャにおけるスケジューリング方法
Kato et al. Semi-partitioned fixed-priority scheduling on multiprocessors
JP5509107B2 (ja) 再構成可能なプログラマブルロジックデバイスコンピュータシステム
KR101626378B1 (ko) 병렬도를 고려한 병렬 처리 장치 및 방법
EP2620840B1 (de) Mehrprozessorsystem
JP4057989B2 (ja) スケジューリング方法および情報処理システム
US7987465B2 (en) Method and apparatus for dynamic allocation of processing resources
US8028286B2 (en) Methods and apparatus for scheduling threads on multicore processors under fair distribution of cache and other shared resources of the processors
US9465663B2 (en) Allocating resources in a compute farm to increase resource utilization by using a priority-based allocation layer to allocate job slots to projects
US20070300231A1 (en) System and method for using performance monitor to optimize system performance
KR100893527B1 (ko) 재구성 가능 멀티 프로세서 시스템에서의 매핑 및 스케줄링방법
JP2006244479A (ja) 実行可能プログラムをスケジューリングするためのシステム及び方法
KR20120058605A (ko) Ｇｐｕ 워크의 하드웨어 기반 스케쥴링
Huang et al. A workflow for runtime adaptive task allocation on heterogeneous MPSoCs
JP2009528610A (ja) タスクの実行フェーズに基づいてキャッシュパーティションを動的にリサイズする方法及び装置
US20140137122A1 (en) Modified backfill scheduler and a method employing frequency control to reduce peak cluster power requirements
JP2022509170A (ja) プロセッサにおける余裕認識（ｌａｘｉｔｙ－ａｗａｒｅ）型動的優先度変更
Resano et al. Specific scheduling support to minimize the reconfiguration overhead of dynamically reconfigurable hardware
JP4409568B2 (ja) 帯域制御プログラム及びマルチプロセッサシステム
US20130104141A1 (en) Divided central data processing,
JP2006099579A (ja) 情報処理装置及び情報処理方法
Gotz et al. Deterministic mechanism for run-time reconfiguration activities in an rtos
WO2008026142A1 (en) Dynamic cache partitioning
Banerjee et al. Selective bandwidth and resource management in scheduling for dynamically reconfigurable architectures
JP2009211649A (ja) キャッシュシステム、その制御方法、及び、プログラム

Legal Events

Date Code Title Description
A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20050916

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20050916

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20080507

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20081222