JP2005332601A - Manufacturing method of plasma display panel - Google Patents

Manufacturing method of plasma display panel Download PDF

Info

Publication number
JP2005332601A
JP2005332601A JP2004147470A JP2004147470A JP2005332601A JP 2005332601 A JP2005332601 A JP 2005332601A JP 2004147470 A JP2004147470 A JP 2004147470A JP 2004147470 A JP2004147470 A JP 2004147470A JP 2005332601 A JP2005332601 A JP 2005332601A
Authority
JP
Japan
Prior art keywords
display area
protective layer
substrate
manufacturing
display panel
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2004147470A
Other languages
Japanese (ja)
Other versions
JP4507694B2 (en
Inventor
Kaname Mizogami
要 溝上
Yoshihisa Oe
良尚 大江
Kazuyuki Hasegawa
和之 長谷川
Yoichiro Yashiro
陽一郎 矢代
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP2004147470A priority Critical patent/JP4507694B2/en
Publication of JP2005332601A publication Critical patent/JP2005332601A/en
Application granted granted Critical
Publication of JP4507694B2 publication Critical patent/JP4507694B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Abstract

<P>PROBLEM TO BE SOLVED: To provide a manufacturing method of a plasma display panel with excellent discharge characteristics, phosphor brightness and chromaticity shown at a display area, capable of obtaining display quality with little deterioration with the passage of time, of long life and with high reliability. <P>SOLUTION: The manufacturing method of the plasma display panel having a display area in which each unit luminous area is constituted at a position where a main electrode pair and address electrodes cross and a non-display area located outside the display area is provided. In a process of film forming of a protective layer, the film forming is carried out with oxygen partial pressure on the surface of the non-display area of a substrate kept higher than that of the surface of the display area during the film forming, so that impurity gas contained in discharge gas is made adsorbed to the surface of the protective layer of the non-display area at introduction of the discharge gas, and is prevented from mixing inside a discharge space of the display area. <P>COPYRIGHT: (C)2006,JPO&NCIPI

Description

本発明は、画像表示デバイスなどに用いるプラズマディスプレイパネル(PDP)の製造方法に関するものである。   The present invention relates to a method for manufacturing a plasma display panel (PDP) used for an image display device or the like.

交流面放電型のPDPは、特許文献1に示すように、走査電極および維持電極からなる主電極対を複数対形成した前面基板と、その主電極対に直交するようにアドレス電極を複数形成した背面基板とを、基板間に放電空間を形成するように対向配置して周囲を封着し、放電空間にネオンおよびキセノンなどの放電ガスを封入して構成されており、主電極対は誘電体層で覆われ、この誘電体層上には保護層が形成されている。そして、各電極に所定の電圧を印加して放電空間で放電を発生させて背面基板上に設けられた蛍光体層を発光させることにより画像表示が行われる。   In the AC surface discharge type PDP, as shown in Patent Document 1, a front substrate on which a plurality of main electrode pairs each including a scan electrode and a sustain electrode are formed, and a plurality of address electrodes are formed so as to be orthogonal to the main electrode pairs. The back substrate is placed opposite to form a discharge space between the substrates, the periphery is sealed, and discharge gas such as neon and xenon is sealed in the discharge space. The main electrode pair is a dielectric A protective layer is formed on the dielectric layer. An image is displayed by applying a predetermined voltage to each electrode to generate a discharge in the discharge space and causing the phosphor layer provided on the back substrate to emit light.

保護層は、一般的に、酸化マグネシウム(MgO)のような耐スパッタ性の高い物質を用いて形成されており、放電で生じるイオン衝撃から誘電体層を保護している。さらに酸化マグネシウムは、二次電子放出係数の大きい金属酸化物であり、これを保護層として用いることで、放電開始電圧が下がって駆動が容易になるという利点をもつ。   The protective layer is generally formed using a material having high sputtering resistance such as magnesium oxide (MgO), and protects the dielectric layer from ion bombardment caused by discharge. Furthermore, magnesium oxide is a metal oxide having a large secondary electron emission coefficient. By using this as a protective layer, there is an advantage that the discharge start voltage is lowered and driving becomes easy.

通常、主電極対とアドレス電極の交差する単位発光領域により構成される表示領域は、ガス放出により放電が不安定になる封着層の近傍を避けるように設けられる。つまり、表示領域の外側に例えば2〜3cm程度の幅の非表示領域が設けられる。
特開2002−83547号公報
Usually, the display area constituted by the unit light emitting area where the main electrode pair and the address electrode intersect is provided so as to avoid the vicinity of the sealing layer where the discharge becomes unstable due to gas discharge. That is, a non-display area having a width of about 2 to 3 cm, for example, is provided outside the display area.
JP 2002-83547 A

従来では、前面基板と背面基板とを基板間に放電空間を形成するように対向配置して周囲を封着した後、放電空間にネオンおよびキセノンなどの放電ガスを封入する際に、水分等の不純物ガスが混入してしまい、放電空間の内面の保護層や蛍光体層の表面に不純物ガスが付着してしまうという問題がある。このように不純物ガスが付着してしまった放電空間内においては、放電特性や蛍光体輝度・色度の劣化、経時変化等の問題が生じてしまう。   Conventionally, after the front substrate and the rear substrate are arranged to face each other so as to form a discharge space between the substrates and the periphery is sealed, when a discharge gas such as neon or xenon is sealed in the discharge space, moisture or the like There is a problem that the impurity gas is mixed and the impurity gas adheres to the protective layer on the inner surface of the discharge space and the surface of the phosphor layer. Thus, in the discharge space where the impurity gas has adhered, problems such as deterioration of discharge characteristics, phosphor luminance and chromaticity, and changes with time occur.

本発明は、このような課題を解決するためになされたものであり、表示領域の放電空間内に不純物ガスが混入しないようにして、表示領域において良好な放電特性を得ることができるPDPを製造することを目的とする。   The present invention has been made to solve such a problem, and manufactures a PDP capable of obtaining good discharge characteristics in the display region by preventing impurity gas from entering the discharge space of the display region. The purpose is to do.

上記の目的を達成するために、本発明のPDPの製造方法は、複数対並設された走査電極および維持電極からなる主電極対を覆うように誘電体層を形成しかつ前記誘電体層上に保護層が設けられた第1基板と、この第1基板に対向配置されかつ前記主電極と交差する方向の複数のアドレス電極および放電空間を区画するための隔壁が設けられた第2基板とからなり、前記主電極対とアドレス電極とが交差する位置にそれぞれ単位発光領域が構成される表示領域と、この表示領域の外側に位置する非表示領域とを有するPDPの製造方法であって、保護層を成膜する工程において、成膜中に基板の非表示領域の表面の酸素分圧を表示領域の表面よりも高くした状態で成膜を行なうことを特徴とするもので、非表示領域における保護層を不純物ガスを吸着しやすい膜質の膜にして、放電ガスを封入する際に混入する不純物ガスを非表示領域の保護層表面に吸着させることで、表示領域の放電空間内に不純物ガスが混入しないようにするものである。   In order to achieve the above object, a method of manufacturing a PDP according to the present invention includes forming a dielectric layer so as to cover a main electrode pair composed of a plurality of pairs of scan electrodes and sustain electrodes, and on the dielectric layer. A first substrate provided with a protective layer, and a second substrate provided with a plurality of address electrodes arranged in opposition to the first substrate and intersecting the main electrode, and a partition wall for partitioning a discharge space, A manufacturing method of a PDP having a display area in which a unit light emitting area is formed at a position where the main electrode pair and the address electrode cross each other, and a non-display area located outside the display area, In the step of forming the protective layer, the film formation is performed in a state where the oxygen partial pressure of the surface of the non-display area of the substrate is higher than the surface of the display area during the film formation. The protective layer in By making the film quality of the film easy to adsorb and adsorbing the impurity gas mixed in the discharge gas on the surface of the protective layer in the non-display area, the impurity gas is prevented from mixing in the discharge space of the display area. Is.

また、本発明は、保護層を成膜する工程において、成膜中に基板の非表示領域に酸素を吹き付けることによって、基板の非表示領域の表面の酸素分圧を表示領域の表面よりも高くした状態で成膜することを特徴とする。   Further, in the step of forming the protective layer, the present invention increases the oxygen partial pressure of the surface of the non-display area of the substrate higher than that of the display area by blowing oxygen to the non-display area of the substrate during the film formation. The film is formed in such a state.

また、保護層を成膜する工程において、基板の非表示領域と表示領域の保護層を成膜条件を変えて別々に成膜することを特徴とする。   In the step of forming the protective layer, the protective layer in the non-display area and the display area of the substrate is formed separately by changing the film formation conditions.

さらに、保護層を成膜した後に、基板の非表示領域にイオンビームを照射して、非表示領域の保護層表面状態を改質することを特徴とする。   Further, after forming the protective layer, the surface of the protective layer in the non-display area is modified by irradiating the non-display area of the substrate with an ion beam.

本発明においては、成膜工程が、蒸着法、スパッタリング法およびイオンプレーティング法の中から選ばれる方法を用いた工程であることを特徴とする。   In the present invention, the film forming step is a step using a method selected from a vapor deposition method, a sputtering method, and an ion plating method.

本発明によれば、表示領域の放電空間内の不純物ガスに起因した放電特性や蛍光体輝度・色度の劣化、経時変化を抑えることができ、長寿命で信頼性の高い表示品質を得ることができる。   According to the present invention, it is possible to suppress discharge characteristics, phosphor luminance and chromaticity deterioration due to impurity gas in the discharge space of the display region, and change with time, and to obtain a long-life and reliable display quality. Can do.

以下、本発明の一実施の形態によるPDPの製造方法について、図面を用いて説明する。   Hereinafter, a method for manufacturing a PDP according to an embodiment of the present invention will be described with reference to the drawings.

図1は、本発明の一実施の形態による交流面放電型のPDPの一部を切り欠いて示す斜視図である。このPDPは、前面パネル1と背面パネル2とを対向配置してそれらの間に放電空間3を形成し、放電空間3にネオンおよびキセノンなどからなる放電ガスを封入して構成されている。   FIG. 1 is a perspective view showing a cutaway part of an AC surface discharge type PDP according to an embodiment of the present invention. In this PDP, a front panel 1 and a back panel 2 are arranged to face each other, a discharge space 3 is formed between them, and a discharge gas made of neon, xenon, or the like is enclosed in the discharge space 3.

前面パネル1は次のような構成である。すなわち、ガラス製の基板である前面基板4上に、ストライプ状の走査電極5とストライプ状の維持電極6とからなる主電極対7を複数対形成し、隣接する主電極対7の間に遮光層8を形成している。そして、主電極対7および遮光層8を覆うように誘電体層9を形成し、誘電体層9上に、MgOからなる保護層10を形成しているが、後述するように、非表示領域における保護層10aは、表示領域における保護層10と異なる膜質を有する。   The front panel 1 has the following configuration. That is, a plurality of pairs of main electrodes 7 each including a stripe-shaped scanning electrode 5 and a stripe-shaped sustaining electrode 6 are formed on the front substrate 4 which is a glass substrate, and light shielding is performed between the adjacent main electrode pairs 7. Layer 8 is formed. Then, the dielectric layer 9 is formed so as to cover the main electrode pair 7 and the light shielding layer 8, and the protective layer 10 made of MgO is formed on the dielectric layer 9. The protective layer 10a has a film quality different from that of the protective layer 10 in the display area.

また、背面パネル2は次のような構成である。すなわち、ガラス製の基板である背面基板11上に、走査電極5および維持電極6と直交するようにストライプ状のアドレス電極12を複数形成し、アドレス電極12を覆うように電極保護層13を形成している。そして、この電極保護層13上であってアドレス電極12の間に位置するように、アドレス電極12と平行な隔壁14を設け、隔壁14の間に蛍光体層15を形成している。電極保護層13は、アドレス電極12を保護し、蛍光体層15が発生する可視光を前面パネル1側に反射する作用を有している。   The back panel 2 has the following configuration. That is, a plurality of stripe-shaped address electrodes 12 are formed on the rear substrate 11, which is a glass substrate, so as to be orthogonal to the scan electrodes 5 and the sustain electrodes 6, and the electrode protection layer 13 is formed so as to cover the address electrodes 12. doing. A partition 14 parallel to the address electrode 12 is provided on the electrode protection layer 13 and between the address electrodes 12, and a phosphor layer 15 is formed between the partitions 14. The electrode protective layer 13 protects the address electrodes 12 and has an effect of reflecting visible light generated by the phosphor layer 15 toward the front panel 1.

各主電極対7は1つのラインを構成し、主電極対7とアドレス電極12とが交差する部分に単位発光領域としてのセルが形成される。各セルの放電空間3内で放電を発生させ、放電に伴って蛍光体層15から発生する赤、緑、青の3色の可視光が、前面パネル1を透過することにより、表示が行われる。   Each main electrode pair 7 constitutes one line, and a cell as a unit light emitting region is formed at a portion where the main electrode pair 7 and the address electrode 12 intersect. Display is performed by generating a discharge in the discharge space 3 of each cell and transmitting visible light of three colors of red, green, and blue generated from the phosphor layer 15 along with the discharge through the front panel 1. .

図2は、図1に示すPDPに駆動回路を接続して構成した画像表示装置の概略構成を示すブロック図である。図2に示すように、PDP16のアドレス電極12にアドレス電極駆動部17が接続され、PDP16の走査電極5に走査電極駆動部18が接続され、PDP16の維持電極6に維持電極駆動部19が接続されている。   FIG. 2 is a block diagram showing a schematic configuration of an image display apparatus configured by connecting a drive circuit to the PDP shown in FIG. As shown in FIG. 2, the address electrode driver 17 is connected to the address electrode 12 of the PDP 16, the scan electrode driver 18 is connected to the scan electrode 5 of the PDP 16, and the sustain electrode driver 19 is connected to the sustain electrode 6 of the PDP 16. Has been.

図3は、図2に概略構成を示した画像表示装置の駆動方法を説明するための図である。一般に交流面放電型のPDPでは、1フィールドの映像を複数のサブフィールドに分割することによって階調表現を行う方式が用いられている。そして、この方式では、各セルでの放電を制御するために、1サブフィールドをセットアップ期間、アドレス期間、サステイン期間およびイレース期間からなる4つの期間によって構成する。図3は、1サブフィールド中の駆動波形を示すタイムチャートである。   FIG. 3 is a diagram for explaining a method of driving the image display apparatus whose schematic configuration is shown in FIG. In general, in an AC surface discharge type PDP, a method is used in which gradation representation is performed by dividing an image of one field into a plurality of subfields. In this method, in order to control discharge in each cell, one subfield is composed of four periods including a setup period, an address period, a sustain period, and an erase period. FIG. 3 is a time chart showing drive waveforms in one subfield.

図3において、セットアップ期間では、放電を生じやすくするために、PDP内の全セルに均一に壁電荷を蓄積させる。アドレス期間では、点灯させるセルの書き込み放電を行う。サステイン期間では、アドレス期間で書き込まれたセルを点灯させ、その点灯を維持させる。イレース期間では、壁電荷を消去させることによってセルの点灯を停止させる。   In FIG. 3, in the setup period, wall charges are uniformly accumulated in all the cells in the PDP in order to facilitate discharge. In the address period, the write discharge of the cells to be lit is performed. In the sustain period, the cells written in the address period are turned on and kept on. In the erase period, lighting of the cells is stopped by erasing the wall charges.

セットアップ期間では、走査電極5に初期化パルスを印加することにより、走査電極5に、アドレス電極12および維持電極6よりも高い電圧を印加し、セル内で放電を発生させる。その放電によって発生した電荷は、アドレス電極12、走査電極5および維持電極6間の電位差を打ち消すようにセルの壁面に蓄積される。その結果、走査電極5付近の保護層10表面には負の電荷が壁電荷として蓄積され、また、アドレス電極12付近の蛍光体層15表面および維持電極6付近の保護層10表面には、正の電荷が壁電荷として蓄積される。この壁電荷により、走査電極5−アドレス電極12間、走査電極5−維持電極6間には所定の値の壁電位が生じる。   In the setup period, by applying an initialization pulse to the scan electrode 5, a voltage higher than that of the address electrode 12 and the sustain electrode 6 is applied to the scan electrode 5 to generate a discharge in the cell. The electric charge generated by the discharge is accumulated on the wall surface of the cell so as to cancel the potential difference among the address electrode 12, the scan electrode 5, and the sustain electrode 6. As a result, negative charges are accumulated as wall charges on the surface of the protective layer 10 in the vicinity of the scan electrode 5, and the positive surface of the phosphor layer 15 in the vicinity of the address electrode 12 and the surface of the protective layer 10 in the vicinity of the sustain electrode 6 are positive. Are accumulated as wall charges. Due to this wall charge, a predetermined wall potential is generated between scan electrode 5 and address electrode 12 and between scan electrode 5 and sustain electrode 6.

アドレス期間では、セルを点灯させる場合、走査電極5に走査パルスを印加し、アドレス電極12にデータパルスを印加することにより、走査電極5に、アドレス電極12および維持電極6に比べて低い電圧を印加する。すなわち、走査電極5−アドレス電極12間に、壁電位と同方向に電圧を印加するとともに、走査電極5−維持電極6間にも壁電位と同方向に電圧を印加することにより、書き込み放電を発生させる。その結果、蛍光体層15表面と維持電極6付近の保護層10表面には負の電荷が蓄積され、走査電極5付近の保護層10表面には正の電荷が壁電荷として蓄積される。これにより維持電極6−走査電極5間には、所定の値の壁電位が生じる。   In the address period, when the cell is turned on, a scan pulse is applied to the scan electrode 5 and a data pulse is applied to the address electrode 12, so that a voltage lower than that of the address electrode 12 and the sustain electrode 6 is applied to the scan electrode 5. Apply. That is, a voltage is applied between the scan electrode 5 and the address electrode 12 in the same direction as the wall potential, and a voltage is applied between the scan electrode 5 and the sustain electrode 6 in the same direction as the wall potential. generate. As a result, negative charges are accumulated on the surface of the phosphor layer 15 and the surface of the protective layer 10 near the sustain electrode 6, and positive charges are accumulated on the surface of the protective layer 10 near the scan electrode 5 as wall charges. As a result, a predetermined wall potential is generated between sustain electrode 6 and scan electrode 5.

サステイン期間では、まず走査電極5に維持パルスを印加することにより、維持電極6に比べて高い電圧を走査電極5に印加する。すなわち、維持電極6−走査電極5間に、壁電位と同方向に電圧を印加することにより維持放電を生じさせる。その結果、セル点灯を開始させることができる。続いて、維持電極6−走査電極5間の極性が交互に入れ替わるように維持パルスを印加することで、断続的にパルス発光させることができる。   In the sustain period, first, a sustain pulse is applied to the scan electrode 5 to apply a voltage higher than that of the sustain electrode 6 to the scan electrode 5. That is, a sustain discharge is generated by applying a voltage between sustain electrode 6 and scan electrode 5 in the same direction as the wall potential. As a result, cell lighting can be started. Subsequently, by applying a sustain pulse so that the polarity between the sustain electrode 6 and the scan electrode 5 is alternately switched, pulsed light can be emitted intermittently.

イレース期間では、幅の狭い消去パルスを維持電極6に印加することで不完全な放電が発生し、壁電荷が消滅するため、消去が行われる。   In the erase period, an incomplete discharge is generated by applying a narrow erase pulse to the sustain electrode 6 and the wall charges disappear, so that erase is performed.

本発明によるPDPは、保護層10の構成に特徴があり、次にその内容について、具体例を用いて説明する。   The PDP according to the present invention is characterized by the structure of the protective layer 10, and the contents thereof will be described with reference to specific examples.

図4に本実施の形態の保護層を成膜したPDPを示し、図4のa−aにおける断面図を図5に示す。走査電極5、維持電極6から構成される主電極対7と、主電極対7に対して垂直に交差するアドレス電極12により画定される表示領域の外側に、排気および放電ガス導入用の導入口20を含む非表示領域Aが存在する。この非表示領域Aにおける保護層10aが、表示領域における保護層10と異なる膜質を有している。なお、図5において、21は封着層である。   FIG. 4 shows a PDP on which a protective layer of this embodiment is formed, and FIG. 5 shows a cross-sectional view taken along the line aa of FIG. An inlet for introducing exhaust gas and discharge gas outside the display area defined by the main electrode pair 7 composed of the scan electrode 5 and the sustain electrode 6 and the address electrode 12 intersecting perpendicularly to the main electrode pair 7. There is a non-display area A including 20. The protective layer 10a in the non-display area A has a film quality different from that of the protective layer 10 in the display area. In FIG. 5, reference numeral 21 denotes a sealing layer.

まず、上述したような保護層10を形成する際の真空蒸着法に用いる装置は、一般に仕込み室、加熱室、蒸着室、冷却室から構成され、基板はこの順に搬送され、MgOからなる保護層が蒸着により形成される。MgO蒸着源(保護層用材料)を酸素雰囲気中でピアス式電子ビームガンを加熱源として加熱し、所望の膜を形成する成膜工程により保護層10を形成する。このとき、非表示領域の保護層10aを、表示領域の保護層10と比較して不純物ガスを吸着しやすい膜にするためには、非表示領域の保護層10aの表面積を大きくすればよい。   First, the apparatus used for the vacuum vapor deposition method when forming the protective layer 10 as described above is generally composed of a preparation chamber, a heating chamber, a vapor deposition chamber, and a cooling chamber, and the substrate is transported in this order, and the protective layer made of MgO. Is formed by vapor deposition. The MgO vapor deposition source (protective layer material) is heated in an oxygen atmosphere using a piercing electron beam gun as a heating source, and the protective layer 10 is formed by a film forming process for forming a desired film. At this time, in order to make the protective layer 10a in the non-display area easier to adsorb the impurity gas than the protective layer 10 in the display area, the surface area of the protective layer 10a in the non-display area may be increased.

酸素分圧の高い雰囲気で成膜した膜は、酸素分圧の低い雰囲気で成膜した膜と比較して表面積が大きく、不純物ガスを吸着しやすいと報告されている(例えば、J.Vac.Soc.Jpn.Vol.43,No.10,2000参照)。   It has been reported that a film formed in an atmosphere having a high oxygen partial pressure has a larger surface area than a film formed in an atmosphere having a low oxygen partial pressure, and easily adsorbs impurity gases (see, for example, J. Vac. Soc.Jpn.Vol.43, No. 10, 2000).

MgOを加熱蒸着する場合、蒸着源のMgOはMgクラスタとOクラスタに分解されて蒸気化し、その後再結合するため、一般的に膜は酸素欠損の多い膜になる。そのため、酸素分圧を高めることで結晶性の良い、結晶粒の大きい膜が成膜される。結晶粒の大きい膜は結晶界(結晶粒の間隙)が多いため表面積が大きく、不純物ガスが吸着しやすい膜となる。   When MgO is deposited by heating, MgO as a deposition source is decomposed into Mg clusters and O clusters to be vaporized and then recombined, so that the film generally becomes a film having many oxygen vacancies. Therefore, a film with good crystallinity and large crystal grains is formed by increasing the oxygen partial pressure. A film with large crystal grains has a large surface area due to many crystal boundaries (gap between crystal grains), and is a film that easily absorbs impurity gas.

成膜時に、基板の非表示領域の保護層表面に酸素をふきつけて酸素分圧を高くする方法としては、成膜装置内を基板を搬送するためのキャリアの外周部に酸素噴出口を設けて、そこから酸素を基板の非表示領域にふきつけるという方法が考えられる。   As a method of increasing the oxygen partial pressure by spraying oxygen on the surface of the protective layer in the non-display area of the substrate during film formation, an oxygen jet port is provided on the outer periphery of the carrier for transporting the substrate through the film formation apparatus. Then, a method of wiping oxygen from the non-display area of the substrate can be considered.

また、非表示領域と表示領域の保護層を別々に成膜し、異なる膜質の膜を成膜する方法も考えられる。つまり、非表示領域の膜を成膜する際は、酸素分圧の高い雰囲気で、表示領域に遮蔽板などを用いて成膜を行い、表示領域の膜を成膜する際は、酸素分圧の低い雰囲気で、非表示領域に遮蔽板などを用いて成膜を行う。   Further, a method of forming a protective layer for the non-display area and the display area separately and forming films having different film qualities is also conceivable. In other words, when forming a film in the non-display area, the film is formed using a shielding plate or the like in the atmosphere with a high oxygen partial pressure, and when forming a film in the display area, In a low atmosphere, film formation is performed using a shielding plate or the like in the non-display area.

さらに、基板上に均一に保護膜を成膜した後、表示領域に遮蔽板などを用いて、非表示領域のみにイオンビームを照射して保護膜表面をスパッタし、表面積を大きくする方法も考えられる。   Furthermore, after the protective film is uniformly formed on the substrate, a method of increasing the surface area by sputtering the surface of the protective film by irradiating only the non-display area with an ion beam using a shielding plate or the like in the display area is also considered. It is done.

なお、上記の真空蒸着法に限らず、スパッタリング法、イオンプレーティング法などを用いて保護層を形成することも可能である。   Note that the protective layer can be formed using not only the above-described vacuum deposition method but also a sputtering method, an ion plating method, or the like.

本発明によれば、長寿命で信頼性の高い表示品質を有するPDPを得る上で有用な発明である。   According to the present invention, the invention is useful for obtaining a PDP having a long life and a reliable display quality.

本発明の一実施の形態によるプラズマディスプレイパネルの一部を示す斜視図The perspective view which shows a part of plasma display panel by one embodiment of this invention 同プラズマディスプレイパネルを用いた画像表示装置の一例を示すブロック図Block diagram showing an example of an image display device using the plasma display panel 同プラズマディスプレイパネルの駆動波形を示すタイムチャートTime chart showing the driving waveform of the plasma display panel 本発明の保護層を成膜したプラズマディスプレイパネルの模式図Schematic diagram of a plasma display panel on which the protective layer of the present invention is formed 本発明の保護層を成膜したプラズマディスプレイパネルの断面図Sectional drawing of the plasma display panel which formed the protective layer of this invention into a film

符号の説明Explanation of symbols

1 前面パネル
2 背面パネル
3 放電空間
4 前面基板
5 走査電極
6 維持電極
7 主電極対
8 遮光層
9 誘電体層
10、10a 保護層
11 背面基板
12 アドレス電極
13 電極保護層
14 隔壁
15 蛍光体層
DESCRIPTION OF SYMBOLS 1 Front panel 2 Back panel 3 Discharge space 4 Front substrate 5 Scan electrode 6 Sustain electrode 7 Main electrode pair 8 Light shielding layer 9 Dielectric layer 10, 10a Protective layer 11 Back substrate 12 Address electrode 13 Electrode protective layer 14 Partition 15 Phosphor layer

Claims (5)

複数対並設された走査電極および維持電極からなる主電極対を覆うように誘電体層を形成しかつ前記誘電体層上に保護層が設けられた第1基板と、この第1基板に対向配置されかつ前記主電極と交差する方向の複数のアドレス電極および放電空間を区画するための隔壁が設けられた第2基板とからなり、前記主電極対とアドレス電極とが交差する位置にそれぞれ単位発光領域が構成される表示領域と、この表示領域の外側に位置する非表示領域とを有するプラズマディスプレイパネルの製造方法であって、保護層を成膜する工程において、成膜中に基板の非表示領域の表面の酸素分圧を表示領域の表面よりも高くした状態で成膜を行なうことを特徴とするプラズマディスプレイパネルの製造方法。 A first substrate in which a dielectric layer is formed so as to cover a main electrode pair consisting of a plurality of pairs of scan electrodes and sustain electrodes, and a protective layer is provided on the dielectric layer, and opposite to the first substrate A plurality of address electrodes arranged in a direction intersecting with the main electrode and a second substrate provided with a partition wall for partitioning a discharge space, and each unit is located at a position where the main electrode pair and the address electrode intersect A method of manufacturing a plasma display panel having a display region in which a light emitting region is configured and a non-display region located outside the display region, wherein the substrate is not coated during the film formation in the step of forming the protective layer. A method of manufacturing a plasma display panel, wherein film formation is performed in a state where the oxygen partial pressure of the surface of the display region is higher than that of the surface of the display region. 保護層を成膜する工程において、成膜中に基板の非表示領域に酸素を吹き付けることによって、基板の非表示領域の表面の酸素分圧を表示領域の表面よりも高くした状態で成膜することを特徴とする請求項1に記載のプラズマディスプレイパネルの製造方法。 In the step of forming the protective layer, the oxygen partial pressure of the surface of the non-display area of the substrate is made higher than the surface of the display area by blowing oxygen to the non-display area of the substrate during the film formation. The method of manufacturing a plasma display panel according to claim 1. 保護層を成膜する工程において、基板の非表示領域と表示領域の保護層を成膜条件を変えて別々に成膜することを特徴とする請求項1に記載のプラズマディスプレイパネルの製造方法。 2. The method for manufacturing a plasma display panel according to claim 1, wherein, in the step of forming the protective layer, the protective layer in the non-display area and the display area of the substrate is separately formed under different film formation conditions. 保護層を成膜した後に、基板の非表示領域にイオンビームを照射して、非表示領域の保護層表面状態を改質することを特徴とする請求項1に記載のプラズマディスプレイパネルの製造方法。 2. The method of manufacturing a plasma display panel according to claim 1, wherein after forming the protective layer, the surface of the non-display area is modified by irradiating the non-display area of the substrate with an ion beam. . 成膜工程が、蒸着法、スパッタリング法およびイオンプレーティング法の中から選ばれる方法を用いた工程であることを特徴とする請求項1に記載のプラズマディスプレイパネルの製造方法。 2. The method of manufacturing a plasma display panel according to claim 1, wherein the film forming step is a step using a method selected from an evaporation method, a sputtering method, and an ion plating method.
JP2004147470A 2004-05-18 2004-05-18 Method for manufacturing plasma display panel Expired - Fee Related JP4507694B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2004147470A JP4507694B2 (en) 2004-05-18 2004-05-18 Method for manufacturing plasma display panel

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2004147470A JP4507694B2 (en) 2004-05-18 2004-05-18 Method for manufacturing plasma display panel

Publications (2)

Publication Number Publication Date
JP2005332601A true JP2005332601A (en) 2005-12-02
JP4507694B2 JP4507694B2 (en) 2010-07-21

Family

ID=35487106

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2004147470A Expired - Fee Related JP4507694B2 (en) 2004-05-18 2004-05-18 Method for manufacturing plasma display panel

Country Status (1)

Country Link
JP (1) JP4507694B2 (en)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0594766A (en) * 1991-10-01 1993-04-16 Nec Corp Manufacture of gas discharge display element
JPH05342991A (en) * 1992-06-05 1993-12-24 Fujitsu Ltd Ac type plasma display panel and its aging method
JP2001220669A (en) * 2000-02-08 2001-08-14 Ishikawajima Harima Heavy Ind Co Ltd Method for producing magnesium oxide film
JP2003022755A (en) * 2001-07-05 2003-01-24 Mitsubishi Electric Corp Substrate for plasma display panel, its manufacturing method, its protection film deposition device, and plasma display panel

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0594766A (en) * 1991-10-01 1993-04-16 Nec Corp Manufacture of gas discharge display element
JPH05342991A (en) * 1992-06-05 1993-12-24 Fujitsu Ltd Ac type plasma display panel and its aging method
JP2001220669A (en) * 2000-02-08 2001-08-14 Ishikawajima Harima Heavy Ind Co Ltd Method for producing magnesium oxide film
JP2003022755A (en) * 2001-07-05 2003-01-24 Mitsubishi Electric Corp Substrate for plasma display panel, its manufacturing method, its protection film deposition device, and plasma display panel

Also Published As

Publication number Publication date
JP4507694B2 (en) 2010-07-21

Similar Documents

Publication Publication Date Title
JP4541832B2 (en) Plasma display panel
US7598664B2 (en) Gas discharge display apparatus
KR100756153B1 (en) Plasma display panel
JP2006079977A (en) Plasma display panel
JP2003317631A (en) Plasma display panel
JP4637941B2 (en) Plasma display panel and plasma display device using the same
JP4532329B2 (en) Plasma display panel
JP4507694B2 (en) Method for manufacturing plasma display panel
JP2003109511A (en) Plasma display panel
JP2002367520A (en) Plasma display panel and its manufacturing method
JP2002352730A (en) Plasma display panel and manufacturing method therefor
JP2009206107A (en) Method of manufacturing plasma display panel
KR100733165B1 (en) Plasma display panel
WO2005031783A1 (en) Plasma display panel
KR20030080261A (en) Plasma display panel and its manufacturing method
JP4788227B2 (en) Plasma display panel
JP2003257324A (en) Plasma display panel, and manufacturing method therefor
JP2002117758A (en) Plasma display panel and its manufacturing method
JP2011060783A (en) Plasma display panel and method for manufacturing the same
KR100669426B1 (en) Plasma display panel
US7271539B2 (en) Plasma display panel
JP2005005086A (en) Plasma display panel and its manufacturing method
JP2003109512A (en) Plasma display panel and its manufacturing method
JP2002352732A (en) Plasma display panel and manufacturing method therefor
JP2004309764A (en) Driving method for gas discharge display device

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20070509

RD01 Notification of change of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7421

Effective date: 20070613

RD01 Notification of change of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7421

Effective date: 20091120

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20091127

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20091208

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20100204

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20100413

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20100426

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130514

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130514

Year of fee payment: 3

LAPS Cancellation because of no payment of annual fees