JP2005217770A - Image pickup device - Google Patents

Image pickup device Download PDF

Info

Publication number
JP2005217770A
JP2005217770A JP2004021688A JP2004021688A JP2005217770A JP 2005217770 A JP2005217770 A JP 2005217770A JP 2004021688 A JP2004021688 A JP 2004021688A JP 2004021688 A JP2004021688 A JP 2004021688A JP 2005217770 A JP2005217770 A JP 2005217770A
Authority
JP
Japan
Prior art keywords
circuit
photoelectric conversion
reference current
generation circuit
imaging device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2004021688A
Other languages
Japanese (ja)
Other versions
JP4366201B2 (en
JP2005217770A5 (en
Inventor
Takumi Hiyama
拓己 樋山
Akira Okita
彰 沖田
英明 ▲高▼田
Hideaki Takada
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Canon Inc
Original Assignee
Canon Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Canon Inc filed Critical Canon Inc
Priority to JP2004021688A priority Critical patent/JP4366201B2/en
Publication of JP2005217770A publication Critical patent/JP2005217770A/en
Publication of JP2005217770A5 publication Critical patent/JP2005217770A5/ja
Application granted granted Critical
Publication of JP4366201B2 publication Critical patent/JP4366201B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Solid State Image Pick-Up Elements (AREA)
  • Transforming Light Signals Into Electric Signals (AREA)

Abstract

<P>PROBLEM TO BE SOLVED: To prevent deterioration in image quality due to the generation of carriers and recombination light emission by suppressing impact ionization. <P>SOLUTION: In an image pickup device; a photoelectric conversion region having a plurality of photoelectric conversion sections, a reading circuit for reading signals from the photoelectric conversion sections, and one part of a reference current generating circuit for driving the reading circuit are formed on the same semiconductor substrate. The device has a switch for interrupting a current flowing through the reference current generating circuit or suppressing a current flowing through the reference current generating circuit. <P>COPYRIGHT: (C)2005,JPO&NCIPI

Description

本発明は、被写体像を撮像する撮像装置に関するものである。   The present invention relates to an imaging device that captures a subject image.

デジタルスチルカメラ等で用いられる光電変換装置の画質向上は、近年著しいものがあり、天体撮影などの長時間露光撮影にも耐えうるレベルにきている。長時間露光撮影においては、光電変換装置における発熱を低減することが重要である。なぜならば、光電変換装置の温度上昇は、暗電流増加による画質劣化をもたらすためである。従来技術として、光電変換装置の温度上昇を低減する方法がいくつかあった(例えば特許文献1参照)。この他、例えば図5のように、基準電流発生回路121から、カレントミラー回路によって出力アンプ118に定電流を供給している構成では、カレントミラー部に制御信号PSAVEで制御されるスイッチを挿入して、非信号読み出し期間に電流供給を制限することにより、出力アンプ118での電力消費を低減し、温度上昇を抑制することができる。
特登録02579372号公報
In recent years, there has been a remarkable improvement in the image quality of photoelectric conversion devices used in digital still cameras and the like, and it has reached a level that can withstand long exposure photography such as astronomical photography. In long exposure photography, it is important to reduce heat generation in the photoelectric conversion device. This is because an increase in temperature of the photoelectric conversion device causes image quality deterioration due to an increase in dark current. As a conventional technique, there are several methods for reducing the temperature rise of the photoelectric conversion device (see, for example, Patent Document 1). In addition, in a configuration in which a constant current is supplied from the reference current generation circuit 121 to the output amplifier 118 by a current mirror circuit as shown in FIG. Thus, by restricting current supply during the non-signal readout period, power consumption in the output amplifier 118 can be reduced and temperature rise can be suppressed.
Special Registration No. 0579372

従来技術による電力消費低減策は、前記したように、主に発熱に起因する暗電流抑制が主目的であった。しかし、例えば1分を超えるような長時間露光撮影において、新たに顕在化してくる問題として、インパクトイオン化によるキャリア発生が挙げられる。インパクトイオン化は、5極管領域で動作するNMOSデバイスにおいて特に影響が大きく、また、低温においてはキャリア移動度が上昇するため、その影響はさらに顕著となる。キャリア発生だけでなく、二次的な再結合発光も付随するため、同一半導体チップ上に存在し、かつ5極管領域で動作するNMOSを有するアナログ回路ブロックは、すべてキャリアおよび光の発生源となりうる。例えば、図5に示す従来技術による光電変換装置の基準電流発生回路121においては、基準電流源が常に動作しているため、キャリア発生および発光源となっており、低温・長時間露光撮影においては、基準電流発生回路の近傍で暗出力が上昇し、画質劣化の要因となっていた。   As described above, the main purpose of the power consumption reduction measures according to the prior art is to suppress dark current mainly due to heat generation. However, for example, in long-time exposure photography exceeding 1 minute, a problem that is newly manifested is generation of carriers due to impact ionization. Impact ionization is particularly significant in an NMOS device operating in the pentode region, and the carrier mobility increases at low temperatures, so the effect becomes even more pronounced. Since not only carrier generation but also secondary recombination light emission accompanies, all analog circuit blocks having NMOS that operate on the same semiconductor chip and operate in the pentode region are all sources of carrier and light. sell. For example, in the reference current generating circuit 121 of the photoelectric conversion device according to the prior art shown in FIG. 5, the reference current source is always in operation, so that it is a carrier generation and light emission source. The dark output increased in the vicinity of the reference current generation circuit, which was a cause of image quality deterioration.

本発明の撮像装置では、複数の光電変換部を有する光電変換領域と、前記複数の光電変換部からの信号を読み出す読み出し回路と、前記読み出し回路を駆動するための基準電流発生回路の少なくとも一部とを同一半導体基板上に形成した撮像装置であって、前記基準電流発生回路を流れる電流を遮断もしくは前記基準電流発生回路を流れる電流を抑制するスイッチを有することを特徴とする。   In the imaging device of the present invention, at least a part of a photoelectric conversion region having a plurality of photoelectric conversion units, a read circuit for reading signals from the plurality of photoelectric conversion units, and a reference current generation circuit for driving the read circuit Are formed on the same semiconductor substrate, and have a switch that cuts off a current flowing through the reference current generation circuit or suppresses a current flowing through the reference current generation circuit.

本発明の撮像換装置によれば、基準電流発生回路内でインパクトイオン化を起こしている回路部分の電流を、スイッチによって遮断もしくは抑制することにより、基準電流を必要としない期間において、インパクトイオン化を抑制し、キャリア発生と再結合発光による画質劣化を防ぐことができる。   According to the imaging conversion device of the present invention, the impact ionization is suppressed in a period in which the reference current is not required by blocking or suppressing the current of the circuit portion causing the impact ionization in the reference current generating circuit by the switch. In addition, image quality deterioration due to carrier generation and recombination light emission can be prevented.

本発明の実施形態について以下に詳細に説明する。   Embodiments of the present invention will be described in detail below.

本発明の第1実施例の光電変換装置を、以下に詳細に説明する。図1は、本実施例の光電変換装置の基準電流発生回路と出力アンプ部を示した等価回路図である。基準電流発生回路121は、基準電圧VREFを基準抵抗122で電流変換して、基準電流を生成しており、この基準電流をカレントミラー回路で複製し、増幅回路である出力アンプ118へ入力している。基準電流発生回路121において、基準抵抗122と直列にCMOSアナログスイッチ124が挿入されており、制御信号PSAVEがハイレベルとなると、抵抗の負電源側端子のGNDへの導通が遮断され、かわりにVREFに接続される。このとき、基準抵抗122の両端電圧は0となるため、基準電流発生回路121で生成される基準電流は0となる。   The photoelectric conversion device according to the first embodiment of the present invention will be described in detail below. FIG. 1 is an equivalent circuit diagram showing a reference current generating circuit and an output amplifier section of the photoelectric conversion device of this embodiment. The reference current generation circuit 121 generates a reference current by converting the reference voltage VREF with a reference resistor 122, and the reference current is copied by a current mirror circuit and input to an output amplifier 118 that is an amplifier circuit. Yes. In the reference current generating circuit 121, a CMOS analog switch 124 is inserted in series with the reference resistor 122. When the control signal PSAVE becomes high level, the conduction of the negative power supply side terminal of the resistor to GND is cut off, and instead, VREF Connected to. At this time, since the voltage across the reference resistor 122 is 0, the reference current generated by the reference current generation circuit 121 is 0.

ここで、基準電流発生回路の電流を完全に遮断せずに、電流を抑制するようにしても良い。   Here, the current may be suppressed without completely interrupting the current of the reference current generating circuit.

このような構成にすることで、特に、NMOS125で発生していたインパクトイオン化の影響が軽減できる。制御信号PSAVEは、出力アンプ118が動作する必要の無い期間、すなわち蓄積期間や水平ブランキング期間中にハイレベルに設定されることが望ましい。   With such a configuration, in particular, the influence of impact ionization generated in the NMOS 125 can be reduced. The control signal PSAVE is preferably set to a high level during a period when the output amplifier 118 does not need to operate, that is, during an accumulation period or a horizontal blanking period.

図2は本実施例の光電変換装置の全体構成を示す等価回路図であり、同一半導体基板上に形成されている。従来技術の光電変換装置では、基準電流発生回路121に近い画素領域において、インパクトイオン化によるキャリア発生または再結合発光による暗出力上昇が問題となっていたが、本実施例の光電変換装置においては、長時間蓄積撮影においても、キャリア発生や発光が抑えられ、良好な画像が得られる。   FIG. 2 is an equivalent circuit diagram showing the overall configuration of the photoelectric conversion device of this embodiment, which is formed on the same semiconductor substrate. In the photoelectric conversion device of the prior art, in the pixel region near the reference current generation circuit 121, carrier output due to impact ionization or dark output increase due to recombination light emission has been a problem, but in the photoelectric conversion device of this example, Even in long-time accumulation photography, carrier generation and light emission are suppressed, and a good image can be obtained.

図2において、101は光電変換部であるフォトダイオ−ド、102はフォトダイオ−ドの信号を増幅MOSトランジスタのゲ−トに転送する転送MOSトランジスタ、103は増幅MOSトランジスタ104のゲ−ト部にリセット電圧を供給するリセットMOSトランジスタ、105は選択された画素の信号を出力するための選択MOSトランジスタである。   In FIG. 2, 101 is a photodiode which is a photoelectric conversion unit, 102 is a transfer MOS transistor for transferring a photodiode signal to the gate of the amplification MOS transistor, and 103 is a gate unit of the amplification MOS transistor 104. A reset MOS transistor 105 for supplying a reset voltage to the pixel 105 is a selection MOS transistor for outputting a signal of a selected pixel.

106は垂直出力線、107は増幅MOSトランジスタ104とソ−スフォロワを構成する負荷MOSトランジスタ、108はクランプ容量、109はクランプ容量の一方の端子を固定電位、浮遊電位に変えるためのクランプMOSトランジスタ、110は容量112に信号を転送するためのMOSトランジスタ、114は水平出力線116に信号を転送するためのMOSトランジスタ、118は水平出力線の信号を増幅するための増幅回路、119は水平走査回路、121は基準電流発生回路、123は垂直走査回路である。   106 is a vertical output line, 107 is a load MOS transistor that constitutes a source follower with the amplification MOS transistor 104, 108 is a clamp capacitor, 109 is a clamp MOS transistor for changing one terminal of the clamp capacitor to a fixed potential and a floating potential, 110 is a MOS transistor for transferring a signal to the capacitor 112, 114 is a MOS transistor for transferring a signal to the horizontal output line 116, 118 is an amplifier circuit for amplifying the signal of the horizontal output line, 119 is a horizontal scanning circuit , 121 is a reference current generating circuit, and 123 is a vertical scanning circuit.

制御信号PSAVEは例えば図3のように与えることができる。図3においては、水平ブランキング期間および蓄積期間におけるインパクトイオン化を軽減するように制御信号PSAVEを与えており、水平ブランキング期間と水平走査期間については任意の一行分を図示している。なお、図1の基準抵抗122、CMOSアナログスイッチ124は同一半導体基板上にあっても、外部にあってもよく、どちらの場合でも本発明の効果が得られることは明らかである。   The control signal PSAVE can be given as shown in FIG. 3, for example. In FIG. 3, the control signal PSAVE is given so as to reduce the impact ionization in the horizontal blanking period and the accumulation period, and an arbitrary one line is shown for the horizontal blanking period and the horizontal scanning period. Note that the reference resistor 122 and the CMOS analog switch 124 of FIG. 1 may be on the same semiconductor substrate or externally, and it is clear that the effects of the present invention can be obtained in either case.

以上のように、複数の光電変換部101を有する光電変換領域と、その複数の光電変換部からの信号を読み出す読み出し回路である増幅回路118と、読み出し回路を駆動するための基準電流発生回路121の少なくとも一部とを同一半導体基板上に形成し、基準電流発生回路を流れる電流を遮断もしくは前記基準電流発生回路を流れる電流を抑制するスイッチを有することにより、画質劣化を防ぐことができる。   As described above, the photoelectric conversion region including the plurality of photoelectric conversion units 101, the amplifier circuit 118 that is a read circuit that reads signals from the plurality of photoelectric conversion units, and the reference current generation circuit 121 that drives the read circuit. Is formed on the same semiconductor substrate, and a switch that cuts off a current flowing through the reference current generating circuit or suppresses a current flowing through the reference current generating circuit can prevent image quality deterioration.

図4は、本発明の撮像装置として、前述した各実施形態の光電変換装置を用いた撮像装置のシステムの構成図である。撮像装置は、レンズのプロテクトとメインスイッチを兼ねるバリア1、被写体の光学像を固体撮像素子4に結像させるレンズ2、レンズ2を通った光量を可変するための絞り3、レンズ2で結像された被写体を画像信号として取り込むための固体撮像素子4(上記の各実施形態で説明した光電変換装置に相当する)、固体撮像素子4から出力される画像信号に各種の補正、クランプ等の処理を行う撮像信号処理回路5、固体撮像素子4より出力される画像信号のアナログ−ディジタル変換を行うA/D変換器6、A/D変換器6より出力された画像データに各種の補正を行ったりデータを圧縮する信号処理部7、固体撮像素子4及び撮像信号処理回路5及びA/D変換器6及び信号処理部7に各種タイミング信号を出力するタイミング発生部8で構成される。なお、5〜8の各回路は固体撮像素子4と同一チップ上に形成しても良い。また、各種演算とスチルビデオカメラ全体を制御する全体制御・演算部9、画像データを一時的に記憶するためのメモリ部10、記録媒体に記録又は読み出しを行うための記録媒体制御インターフェース部11、画像データの記録又は読み出しを行うための半導体メモリ等の着脱可能な記録媒体12、外部コンピュータ等と通信するための外部インターフェース(I/F)部13で固体撮像システムは構成される。   FIG. 4 is a configuration diagram of a system of an imaging apparatus using the photoelectric conversion apparatus of each embodiment described above as the imaging apparatus of the present invention. The image pickup apparatus forms an image with a barrier 1 that serves as a lens switch and a main switch, a lens 2 that forms an optical image of a subject on a solid-state image pickup device 4, a diaphragm 3 that changes the amount of light passing through the lens 2, and the lens 2. A solid-state imaging device 4 (corresponding to the photoelectric conversion device described in each of the above embodiments) for capturing the captured subject as an image signal, and various corrections, clamps, and the like on the image signal output from the solid-state imaging device 4 The image signal processing circuit 5 for performing image data, the A / D converter 6 for performing analog-digital conversion of the image signal output from the solid-state image sensor 4, and various corrections are performed on the image data output from the A / D converter 6. Timing generator for outputting various timing signals to the signal processor 7, the solid-state image sensor 4, the imaging signal processor 5, the A / D converter 6 and the signal processor 7 In constructed. Each circuit of 5 to 8 may be formed on the same chip as the solid-state imaging device 4. Also, an overall control / arithmetic unit 9 for controlling various computations and the entire still video camera, a memory unit 10 for temporarily storing image data, a recording medium control interface unit 11 for recording or reading on a recording medium, The solid-state imaging system includes a removable recording medium 12 such as a semiconductor memory for recording or reading image data, and an external interface (I / F) unit 13 for communicating with an external computer or the like.

次に、図4の動作について説明する。バリア1がオープンされるとメイン電源がオンされ、次にコントロール系の電源がオンし、さらに、A/D変換器6などの撮像系回路の電源がオンされる。それから、露光量を制御するために、全体制御・演算部9は絞り3を開放にし、固体撮像素子4から出力された信号は、撮像信号処理回路5をスルーしてA/D変換器6へ出力される。A/D変換器6は、その信号をA/D変換して、信号処理部7に出力する。信号処理部7は、そのデータを基に露出の演算を全体制御・演算部9で行う。   Next, the operation of FIG. 4 will be described. When the barrier 1 is opened, the main power supply is turned on, the control system power supply is turned on, and the power supply of the imaging system circuit such as the A / D converter 6 is turned on. Then, in order to control the exposure amount, the overall control / arithmetic unit 9 opens the aperture 3, and the signal output from the solid-state imaging device 4 passes through the imaging signal processing circuit 5 to the A / D converter 6. Is output. The A / D converter 6 performs A / D conversion on the signal and outputs it to the signal processing unit 7. The signal processing unit 7 performs an exposure calculation by the overall control / calculation unit 9 based on the data.

この測光を行った結果により明るさを判断し、その結果に応じて全体制御・演算部9は絞りを制御する。次に、固体撮像素子4から出力された信号をもとに、高周波成分を取り出し被写体までの距離の演算を全体制御・演算部9で行う。その後、レンズ2を駆動して合焦か否かを判断し、合焦していないと判断したときは、再びレンズ2を駆動し測距を行う。   The brightness is determined based on the result of the photometry, and the overall control / calculation unit 9 controls the aperture according to the result. Next, based on the signal output from the solid-state imaging device 4, the high-frequency component is extracted and the distance to the subject is calculated by the overall control / calculation unit 9. Thereafter, the lens 2 is driven to determine whether or not it is in focus. When it is determined that the lens is not in focus, the lens 2 is driven again to perform distance measurement.

そして、合焦が確認された後に本露光が始まる。露光が終了すると、固体撮像素子4から出力された画像信号は、撮像信号処理回路5において補正等がされ、さらにA/D変換器6でA/D変換され、信号処理部7を通り全体制御・演算9によりメモリ部10に蓄積される。その後、メモリ部10に蓄積されたデータは、全体制御・演算部9の制御により記録媒体制御I/F部を通り半導体メモリ等の着脱可能な記録媒体12に記録される。また外部I/F部13を通り直接コンピュータ等に入力して画像の加工を行ってもよい。   Then, after the in-focus state is confirmed, the main exposure starts. When the exposure is completed, the image signal output from the solid-state imaging device 4 is corrected in the imaging signal processing circuit 5, further A / D converted by the A / D converter 6, and totally controlled through the signal processing unit 7. Accumulated in the memory unit 10 by calculation 9 Thereafter, the data stored in the memory unit 10 is recorded on a removable recording medium 12 such as a semiconductor memory through the recording medium control I / F unit under the control of the overall control / arithmetic unit 9. Further, the image may be processed by directly entering the computer or the like through the external I / F unit 13.

本発明の第1実施例の光電変換装置における、基準電流発生回路および出力アンプ部を示した等価回路図である。FIG. 2 is an equivalent circuit diagram showing a reference current generating circuit and an output amplifier section in the photoelectric conversion device according to the first embodiment of the present invention. 本発明の第1実施例の光電変換装置の全体構成を示す等価回路図である。1 is an equivalent circuit diagram illustrating an overall configuration of a photoelectric conversion apparatus according to a first embodiment of the present invention. 本発明の第1実施例の光電変換装置における駆動タイミングを表す図である。It is a figure showing the drive timing in the photoelectric conversion apparatus of 1st Example of this invention. 本発明の第2実施例の撮像システムを示す概念図である。It is a conceptual diagram which shows the imaging system of 2nd Example of this invention. 従来技術による光電変換装置における、基準電流発生回路および出力アンプ部を示した等価回路図である。It is the equivalent circuit diagram which showed the reference current generation circuit and output amplifier part in the photoelectric conversion apparatus by a prior art.

符号の説明Explanation of symbols

1 バリア
2 レンズ
3 絞り
4 固体撮像素子
5 撮像信号処理回路
6 A/D変換器
7 信号処理部
8 タイミング発生部
9 全体制御・演算部
10 メモリ部
11 記録媒体制御インターフェース(I/F)部
12 記録媒体
13 外部インターフェース(I/F)部
121 基準電流発生回路
122 基準抵抗
124 CMOSアナログスイッチ
DESCRIPTION OF SYMBOLS 1 Barrier 2 Lens 3 Diaphragm 4 Solid-state image sensor 5 Imaging signal processing circuit 6 A / D converter 7 Signal processing part 8 Timing generation part 9 Overall control and calculation part 10 Memory part 11 Recording medium control interface (I / F) part 12 Recording medium 13 External interface (I / F) section 121 Reference current generating circuit 122 Reference resistance 124 CMOS analog switch

Claims (4)

複数の光電変換部を有する光電変換領域と、前記複数の光電変換部からの信号を読み出す読み出し回路と、前記読み出し回路を駆動するための基準電流発生回路の少なくとも一部とを同一半導体基板上に形成した撮像装置であって、
前記基準電流発生回路を流れる電流を遮断もしくは前記基準電流発生回路を流れる電流を抑制するスイッチを有することを特徴とする撮像装置。
A photoelectric conversion region having a plurality of photoelectric conversion units, a read circuit for reading signals from the plurality of photoelectric conversion units, and at least a part of a reference current generation circuit for driving the read circuits are formed on the same semiconductor substrate. An imaging device formed,
An imaging apparatus comprising: a switch that cuts off a current flowing through the reference current generation circuit or suppresses a current flowing through the reference current generation circuit.
前記基準電流発生回路は、少なくとも一つ以上の、5極管領域で動作するN型MOSFETを含み、前記スイッチは、少なくとも一つ以上の前記N型MOSFETのドレイン電流を制限することを特徴とする請求項1記載の撮像装置。   The reference current generation circuit includes at least one or more N-type MOSFETs operating in a pentode region, and the switch limits a drain current of at least one or more N-type MOSFETs. The imaging device according to claim 1. 前記同一半導体基板上に前記複数の光電変換部からの信号を増幅する増幅回路を有し、前記基準電流発生回路は、前記増幅回路の基準電流生成するための回路であることを特徴とする請求項1又は2に記載の撮像装置。   An amplifier circuit for amplifying signals from the plurality of photoelectric conversion units is provided on the same semiconductor substrate, and the reference current generation circuit is a circuit for generating a reference current of the amplification circuit. Item 3. The imaging device according to Item 1 or 2. 前記複数の光電変換部からの信号をディジタル信号に変換するアナログ・ディジタル変換回路と、前記アナログ・ディジタル変換回路からの信号を処理する信号処理回路と、前記複数の光電変換部に光を結像するレンズとを有することを特徴とする請求項1乃至3のいずれか1項に記載の撮像装置。
An analog / digital conversion circuit that converts signals from the plurality of photoelectric conversion units into digital signals, a signal processing circuit that processes signals from the analog / digital conversion circuit, and an image of light on the plurality of photoelectric conversion units The imaging device according to claim 1, further comprising: a lens that performs the operation.
JP2004021688A 2004-01-29 2004-01-29 Imaging device Expired - Fee Related JP4366201B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2004021688A JP4366201B2 (en) 2004-01-29 2004-01-29 Imaging device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2004021688A JP4366201B2 (en) 2004-01-29 2004-01-29 Imaging device

Publications (3)

Publication Number Publication Date
JP2005217770A true JP2005217770A (en) 2005-08-11
JP2005217770A5 JP2005217770A5 (en) 2007-03-15
JP4366201B2 JP4366201B2 (en) 2009-11-18

Family

ID=34905244

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2004021688A Expired - Fee Related JP4366201B2 (en) 2004-01-29 2004-01-29 Imaging device

Country Status (1)

Country Link
JP (1) JP4366201B2 (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008118293A (en) * 2006-11-01 2008-05-22 Canon Inc Imaging apparatus and method
JP2009177402A (en) * 2008-01-23 2009-08-06 Fujifilm Corp Imaging apparatus and pickup image signal correction method therefor
JP2009267807A (en) * 2008-04-25 2009-11-12 Panasonic Corp Driving method for solid-state imaging device and solid-state imaging device
JP2016129364A (en) * 2011-05-13 2016-07-14 株式会社半導体エネルギー研究所 Semiconductor device

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008118293A (en) * 2006-11-01 2008-05-22 Canon Inc Imaging apparatus and method
JP2009177402A (en) * 2008-01-23 2009-08-06 Fujifilm Corp Imaging apparatus and pickup image signal correction method therefor
US8269871B2 (en) 2008-01-23 2012-09-18 Fujifilm Corporation Image pickup apparatus and method of correcting a picked-up image signal of the same
JP2009267807A (en) * 2008-04-25 2009-11-12 Panasonic Corp Driving method for solid-state imaging device and solid-state imaging device
JP2016129364A (en) * 2011-05-13 2016-07-14 株式会社半導体エネルギー研究所 Semiconductor device

Also Published As

Publication number Publication date
JP4366201B2 (en) 2009-11-18

Similar Documents

Publication Publication Date Title
US8520108B2 (en) Method for driving a photoelectric conversion device with isolation switches arranged between signal lines and amplifiers
JP5074808B2 (en) Photoelectric conversion device and imaging system
JP4804027B2 (en) Solid-state imaging device for focus detection
JP2001320630A (en) Image pickup device
JP2006261595A (en) Solid state imaging device and camera
JP2008042679A (en) Photoelectric conversion device and imaging apparatus
JP2005217771A (en) Image pickup device
JP2008263546A (en) Solid-state imaging apparatus, method for driving the solid-state imaging apparatus and imaging system using them
US20110279720A1 (en) Solid-state imaging device and camera
US7573517B2 (en) Image-capturing device that utilizes a solid state image capturing element and electronic camera
US7619667B2 (en) Solid-state image device and camera including solid-state image device for selective outputs
JP5247299B2 (en) Optical sensor, photometric device and camera system
JP4366201B2 (en) Imaging device
JP3977342B2 (en) Solid-state imaging device design method and imaging system
JP4336508B2 (en) Imaging device
US20080278605A1 (en) Solid-state imaging apparatus, and video camera and digital still camera using the same
JP2011091474A (en) Solid-state imaging apparatus and imaging apparatus
JP4928102B2 (en) Solid-state imaging device for focus detection, and camera using the solid-state imaging device
JP4542063B2 (en) Solid-state imaging device and imaging system using the same
JP5376966B2 (en) Imaging device and imaging apparatus
JP2009225341A (en) Solid imaging apparatus, and driving method thereof
JP2002247456A (en) Scanning circuit and image pickup device using it
JP4269957B2 (en) DC level conversion circuit and method for controlling DC level conversion circuit
JP2005311464A (en) Photoelectric converter and imaging device
JP5142694B2 (en) Imaging device, driving method of imaging device, and imaging system

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070129

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20070129

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20090522

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20090602

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20090724

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20090818

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20090824

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120828

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

Ref document number: 4366201

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120828

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130828

Year of fee payment: 4

LAPS Cancellation because of no payment of annual fees