JP2005158074A5 - - Google Patents

Download PDF

Info

Publication number
JP2005158074A5
JP2005158074A5 JP2004338244A JP2004338244A JP2005158074A5 JP 2005158074 A5 JP2005158074 A5 JP 2005158074A5 JP 2004338244 A JP2004338244 A JP 2004338244A JP 2004338244 A JP2004338244 A JP 2004338244A JP 2005158074 A5 JP2005158074 A5 JP 2005158074A5
Authority
JP
Japan
Prior art keywords
controller
peripheral
memory device
additional code
shared memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
JP2004338244A
Other languages
English (en)
Japanese (ja)
Other versions
JP2005158074A (ja
Filing date
Publication date
Priority claimed from US10/924,280 external-priority patent/US20050114554A1/en
Application filed filed Critical
Publication of JP2005158074A publication Critical patent/JP2005158074A/ja
Publication of JP2005158074A5 publication Critical patent/JP2005158074A5/ja
Abandoned legal-status Critical Current

Links

JP2004338244A 2003-11-25 2004-11-24 共有ｅｅｐｒｏｍを有する周辺コントローラ Abandoned JP2005158074A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US52523003P 2003-11-25 2003-11-25
US10/924,280 US20050114554A1 (en) 2003-11-25 2004-08-23 Peripheral controller with shared EEPROM

Publications (2)

Publication Number Publication Date
JP2005158074A JP2005158074A (ja) 2005-06-16
JP2005158074A5 true JP2005158074A5 (https=) 2008-01-24

Family

ID=34468049

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2004338244A Abandoned JP2005158074A (ja) 2003-11-25 2004-11-24 共有ｅｅｐｒｏｍを有する周辺コントローラ

Country Status (5)

Country Link
US (1) US20050114554A1 (https=)
EP (1) EP1536342A3 (https=)
JP (1) JP2005158074A (https=)
KR (1) KR20050050548A (https=)
TW (1) TW200528995A (https=)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8856401B2 (en) * 2003-11-25 2014-10-07 Lsi Corporation Universal controller for peripheral devices in a computing system
TWI391941B (zh) * 2008-03-25 2013-04-01 Genesys Logic Inc 支援開機執行之儲存裝置
US8288599B2 (en) 2008-06-30 2012-10-16 Kior, Inc. Co-processing solid biomass in a conventional petroleum refining process unit
US8558043B2 (en) * 2009-03-04 2013-10-15 Kior, Inc. Modular biomass treatment unit
CN102438969A (zh) * 2009-05-22 2012-05-02 科伊奥股份有限公司 利用氢源处理生物质
US8623634B2 (en) * 2009-06-23 2014-01-07 Kior, Inc. Growing aquatic biomass, and producing biomass feedstock and biocrude therefrom
EP2620877B1 (en) * 2010-09-21 2015-12-16 Mitsubishi Electric Corporation Dma controller and data readout device
BR112014016621A8 (pt) 2012-01-06 2017-07-04 Kior Inc reator de dois estágios e processo para conversão de material de biomassa sólido
US9697358B2 (en) * 2013-06-13 2017-07-04 Google Inc. Non-volatile memory operations
US9208072B2 (en) 2013-06-25 2015-12-08 Lenovo Enterprise Solutions (Singapore) Pte. Ltd. Firmware storage and maintenance
WO2016171648A1 (en) * 2015-04-20 2016-10-27 Hewlett Packard Enterprise Development Lp Configuration of configurable components

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5101490A (en) * 1989-01-10 1992-03-31 Bull Hn Information Systems Inc. Peripheral device controller with an EEPROM with microinstructions for a RAM control store
US5583810A (en) * 1991-01-31 1996-12-10 Interuniversitair Micro-Elektronica Centrum Vzw Method for programming a semiconductor memory device
US5694356A (en) * 1994-11-02 1997-12-02 Invoice Technology, Inc. High resolution analog storage EPROM and flash EPROM
US5761516A (en) * 1996-05-03 1998-06-02 Lsi Logic Corporation Single chip multiprocessor architecture with internal task switching synchronization bus
US6119192A (en) * 1998-10-21 2000-09-12 Integrated Technology Express, Inc. Circuit and method for configuring a bus bridge using parameters from a supplemental parameter memory
US6615378B1 (en) * 1999-12-22 2003-09-02 Advanced Micro Devices, Inc. Method and apparatus for holding failing information of a memory built-in self-test
US6629158B1 (en) * 2000-02-16 2003-09-30 International Business Machines Corporation System, apparatus, and method for configuring an array controller
WO2002086751A1 (en) * 2001-04-24 2002-10-31 Broadcom Corporation Alerte standard format memory loading and handling
JP4840553B2 (ja) * 2001-07-31 2011-12-21 日本電気株式会社 無線通信機と、そのブートプログラム書き換え方法及びプログラム
US6792511B2 (en) * 2002-08-16 2004-09-14 Hewlett-Packard Development Company, L.P. Dual cache module support for array controller
ATE379811T1 (de) * 2002-10-15 2007-12-15 Socket Communications Inc Softwarekompatible parallele schnittstelle mit bidirektionalem handshaking für serielle peripherien

Similar Documents

Publication Publication Date Title
WO2005114669A3 (en) System and method for improving performance in computer memory systems supporting multiple memory access latencies
JP2005158074A5 (https=)
WO2007066326A3 (en) Method for flash-memory management
WO2007055708A3 (en) System and method for accessing data from a memory device
WO2006011131A3 (en) Virtual-to-physical address translation in a flash file system
CA2505610A1 (en) Improved memory management for real-time applications
JP2006502470A5 (https=)
GB2381897B (en) Window-based flash memory storage system and management and access methods thereof
JP2004508783A5 (https=)
JP2007523411A5 (https=)
EP1660976A4 (en) MEMORY DISTRIBUTION AND SHARING IN ELECTRONIC SYSTEMS
WO2003094004A3 (en) Method and system to retrieve information from a storage device
WO2005101182A3 (en) Integrated circuit capable of pre-fetching data
BR0317819A (pt) Aparelho para acesso restrito do navegador dentro de um dispositivo de comunicação sem fio e método para o mesmo
MY149790A (en) Semiconductor device and processing method for starting the same.
RU2006144873A (ru) Система и способ для управления доступом ненадежных приложений к защищенному контенту
DE10196054T1 (de) Zugreifen auf Dateidaten, die in nicht-flüchtigen reprogrammierbaren Halbleiterspeichern gespeichert sind
WO2005116840A3 (en) Information processing apparatus and information processing method
TW200723281A (en) Mass storage device having both XIP function and storage function
WO2003083665A3 (en) Obtaining data mask mapping information
EP1909175A3 (en) Memory management method and portable terminal device
WO2005031506A3 (en) System for allocating minimum and maximum bandwidths
EP1607834A3 (en) A mobile communication terminal including NAND flash memory and method for booting the same
WO2007053668A3 (en) Providing a backing store in user-level memory
JP2007500402A5 (https=)