JP2005093544A - Tape carrier for semiconductor device, and its manufacturing method - Google Patents

Tape carrier for semiconductor device, and its manufacturing method Download PDF

Info

Publication number
JP2005093544A
JP2005093544A JP2003321895A JP2003321895A JP2005093544A JP 2005093544 A JP2005093544 A JP 2005093544A JP 2003321895 A JP2003321895 A JP 2003321895A JP 2003321895 A JP2003321895 A JP 2003321895A JP 2005093544 A JP2005093544 A JP 2005093544A
Authority
JP
Japan
Prior art keywords
tape
heat
manufacturing
semiconductor device
pet
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2003321895A
Other languages
Japanese (ja)
Other versions
JP4033090B2 (en
Inventor
Satoshi Chinda
聡 珍田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Cable Ltd
Original Assignee
Hitachi Cable Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Cable Ltd filed Critical Hitachi Cable Ltd
Priority to JP2003321895A priority Critical patent/JP4033090B2/en
Publication of JP2005093544A publication Critical patent/JP2005093544A/en
Application granted granted Critical
Publication of JP4033090B2 publication Critical patent/JP4033090B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Wire Bonding (AREA)

Abstract

<P>PROBLEM TO BE SOLVED: To provide a tape carrier for a semiconductor device and its manufacturing method, wherein low-cost polyethylene telephthalate (PET) can be used for insulating substrate and productivity is high. <P>SOLUTION: In this manufacturing method, polyethylene telephthalate (PET) as heat-resistant insulator is heated and treated beforehand, at a temperature higher than the heating temperature which is applied in all processes, a copper foil is formed on the heat-resistant insulator and processed by a photoetching method, and fine wiring is formed. By using the PET which has been heated and treated beforehand as the heat-resistant insulator, heat shrinkage of a PET tape becomes small in subsequent thermal treatment. By using the tape-shape PET, productivity is improved. <P>COPYRIGHT: (C)2005,JPO&NCIPI

Description

本発明は、電子部品素子を搭載するTAB(Tape Automated Bonding)テープ、BGA(Ball Grid Array)テープ、COF(Chip On Film)テープ等の半導体装置用テープキャリアおよびその製造方法に関し、特に、安価なポリエチレンテレフタラート(PET)を絶縁性基材に用いることを可能とし、生産性の高い半導体装置用テープキャリアおよびその製造方法に関する。   The present invention relates to a tape carrier for a semiconductor device such as a TAB (Tape Automated Bonding) tape, a BGA (Ball Grid Array) tape, and a COF (Chip On Film) tape on which an electronic component element is mounted, and a manufacturing method thereof. The present invention relates to a tape carrier for a semiconductor device and a method for manufacturing the same, which makes it possible to use polyethylene terephthalate (PET) as an insulating substrate.

今日、パソコンや携帯電話などに見られるように、各種電子機器の小形化、高機能化、高速化などの性能の進歩は目覚しいものがある。これらを支えているのはLSI(Large Scale Integration)を初めとする各種半導体デバイスと実装技術の革新である。このため、パッケージ技術の果たす役割が以前にも増して一層重要となってきている。   Today, as seen in personal computers and mobile phones, the progress in performance such as miniaturization, higher functionality, and higher speed of various electronic devices is remarkable. These are supported by innovations in various semiconductor devices such as LSI (Large Scale Integration) and packaging technology. For this reason, the role played by package technology has become more important than ever.

従来、パッケージはQFP(Quad Flat Package)、TSOP(Thin Small Outline Package)などのプラスチックパッケージが主流であった。しかし、更なる実装密度向上の要求から、最近はBGAに代表されるエリアアレイ端子形パッケージが高密度実装パッケージの中心になってきている。   Conventionally, plastic packages such as QFP (Quad Flat Package) and TSOP (Thin Small Outline Package) have been mainstream. However, the area array terminal type package represented by BGA has recently become the center of the high-density mounting package due to a demand for further improvement in mounting density.

TABは、元々は規格化されたフォーマットで作られた長尺のフィルムキャリア(TABテープ)を用いて、バンプ付きICチップを連続的に組み込んでいくボンディング技術を指す言葉である。TABテープは、これまでLCDドライバーIC用途を中心に発展してきたが、LSIの高集積化、多ピン化、高速化の進展に対応したBGA等のエリアアレイタイプパッケージの実用化に伴い、これらの用途においても中心的な電子部品搭載基板の―つに成長してきている。   TAB is a term that refers to a bonding technique in which IC chips with bumps are continuously incorporated using a long film carrier (TAB tape) originally produced in a standardized format. TAB tape has been developed mainly for LCD driver IC applications. However, with the practical application of area array type packages such as BGA that correspond to the progress of higher integration, higher pin count, and higher speed of LSI, these TAB tapes have been developed. In terms of applications, it has grown into one of the main electronic component mounting boards.

最も一般的な従来のTABテープの製造方法は、以下の通りである。耐熱性絶縁フィルムとして、耐薬品性、機械的強度にも優れたポリイミドテープが用いられる。熱硬化性接着剤を塗布したポリイミドテープにコマ送り穴(スプロケットホール)、デバイスホール、アウターリードホール等の各穴をパンチングで開口する。次に、熱硬化性接着剤と銅箔を熱を加えながら貼り合せる(ラミネート)。この上にフォトレジストを塗布した後、露光および現像を行い、必要なパターンの形に耐薬品性のレジスト膜を形成する。これに塩化第二鉄、塩化第二銅水溶液等のエッチング液をスプレーして不要な銅箔を溶解除去し、微細銅箔パターンを形成するのである。必要に応じて絶縁性レジスト膜を塗布した後、パッケージ組立に必要なスズめっき、金めっきなどのめっき処理を施し、TABテープが完成する。   The most common conventional TAB tape manufacturing method is as follows. As the heat resistant insulating film, a polyimide tape excellent in chemical resistance and mechanical strength is used. Holes such as frame feed holes (sprocket holes), device holes, and outer lead holes are opened by punching on a polyimide tape coated with a thermosetting adhesive. Next, the thermosetting adhesive and the copper foil are bonded together while applying heat (laminate). After applying a photoresist on this, exposure and development are performed to form a chemical-resistant resist film in a necessary pattern shape. This is sprayed with an etching solution such as ferric chloride or a cupric chloride aqueous solution to dissolve and remove unnecessary copper foil to form a fine copper foil pattern. After applying an insulating resist film as necessary, a plating process such as tin plating or gold plating necessary for package assembly is performed to complete a TAB tape.

TABテープとICの電極パッドの接合方法は、TABテープのフライングリードとアルミニウム電極上の金バンプとの一括熱圧着によるILB(Inner Lead Bonding)法が一般的である。このためTABテープのIC搭載部には開口(デバイスホール)が開けられ、インナーリードを突出させるフライングリード構造となる。   As a method of joining the TAB tape and the IC electrode pad, an ILB (Inner Lead Bonding) method is generally used, in which a flying lead of the TAB tape and a gold bump on the aluminum electrode are collectively bonded. For this reason, an opening (device hole) is opened in the IC mounting portion of the TAB tape, and a flying lead structure is formed in which the inner lead protrudes.

液晶は今や携帯端末に積極的に使用されるようになってきたため、テープ材における配線微細化の要求が益々増大している。インナーリードピンピッチが狭くなると、主にリードの変形のため、フライングリードの製造が困難になってくる。そこでポリイミドテープ上のめっき処理済み銅箔配線にICをフリップチップ(FC)接合するCOF(Chip On Film)が急速に広まり始めている。   Since liquid crystals are now actively used in mobile terminals, the demand for finer wiring in tape materials is increasing. When the inner lead pin pitch is narrowed, it becomes difficult to manufacture flying leads mainly due to deformation of the leads. Therefore, COF (Chip On Film) for flip-chip (FC) bonding an IC to a plated copper foil wiring on a polyimide tape is rapidly spreading.

ところでICの電極と基材上のインナーリードの接合を、従来のTAB用インナーリードボンダの改造で行う動きが活発化している。このためには、テープ面側から電極とリードを透かしてアライメントし、ボンディングする方法が採られるため、ポリイミドテープ材は透明性が要求される。   By the way, the movement of joining the electrode of the IC and the inner lead on the substrate by remodeling the conventional inner lead bonder for TAB has been activated. For this purpose, a method of aligning and bonding the electrodes and leads through the tape surface side is employed, and therefore the polyimide tape material is required to be transparent.

現在、COF用テープ材に有効な基材は、透明なポリイミドテープにニッケル合金をスパッタリング成膜し、これを陰極として電気めっきで銅箔を成膜する方法(メタライジング法)で製造されている。   Currently, an effective base material for COF tape material is manufactured by a method (metalizing method) in which a nickel alloy is formed by sputtering on a transparent polyimide tape, and a copper foil is formed by electroplating using this as a cathode. .

ポリイミドテープをBGA(Ball Grid Array)用基材として用いる場合には、テープの銅箔パターンとICの電極パッドとの接続は、金ワイヤボンディング法が適用されることが多い。この場合、テープの銅箔配線パターン上にはニッケルめっきを下地めっき層として金めっきが施される。また、配線パターンの裏面のビアホール底部にも、はんだボール付けのためにニッケル下地の金めっきが施される。   When a polyimide tape is used as a BGA (Ball Grid Array) substrate, a gold wire bonding method is often applied to the connection between the copper foil pattern of the tape and the electrode pad of the IC. In this case, gold plating is performed on the copper foil wiring pattern of the tape using nickel plating as a base plating layer. In addition, the bottom of the via hole on the back surface of the wiring pattern is also plated with gold under a nickel base for solder ball attachment.

一方、ポリイミドテープより安価なポリエチレンテレフタラート(PET)を用いた従来の電子部品搭載基板の製造方法が知られている(例えば、特許文献1参照。)   On the other hand, a conventional method for manufacturing an electronic component mounting substrate using polyethylene terephthalate (PET), which is cheaper than polyimide tape, is known (for example, see Patent Document 1).

この従来の電子部品搭載基板の製造方法は、絶縁性基板上に印刷を繰り返して多層基板を形成する場合の絶縁性基板としてPETを用いるものであり、PET基板を予め全工程で加わる最も高い温度以上で加熱処理(例えば、160℃で5分間)することにより、その後の熱収縮を抑制することができる。
特開平10−112586号公報
This conventional method for manufacturing an electronic component mounting substrate uses PET as an insulating substrate when a multilayer substrate is formed by repeating printing on the insulating substrate, and the highest temperature applied in advance in all steps of the PET substrate. By performing the heat treatment as described above (for example, at 160 ° C. for 5 minutes), subsequent heat shrinkage can be suppressed.
JP-A-10-112586

しかし、基材にポリイミドを用いた従来のTABテープによると、ポリイミドは、耐熱性、耐薬品性、機械的強度が有機材料の中では際だって高く、またフィルム状に加工しやすいため、TABテープの基材としては最適であるが、ポリイミドテープの価格が高く、製品のコスト高を招くという問題がある。   However, according to the conventional TAB tape using polyimide as the base material, polyimide is extremely high in heat resistance, chemical resistance and mechanical strength among organic materials, and is easy to process into a film. However, there is a problem that the cost of the polyimide tape is high and the cost of the product is increased.

特許文献1の従来例によると、枚葉式のPET基板上に印刷法で絶縁性パターンと導電性パターンを形成して多層基板を作製するものであり、生産性が悪い。   According to the conventional example of Patent Document 1, a multilayer substrate is manufactured by forming an insulating pattern and a conductive pattern on a sheet-fed PET substrate by a printing method, and productivity is poor.

従って、本発明の目的は、安価なポリエチレンテレフタラート(PET)を絶縁性基材に用いることを可能とし、生産性の高い半導体装置用テープキャリアおよびその製造方法を提供することにある   Accordingly, an object of the present invention is to provide a tape carrier for a semiconductor device and a method for producing the same, which makes it possible to use inexpensive polyethylene terephthalate (PET) as an insulating base material.

第1の発明は、上記目的を達成するため、予め加熱処理されたポリエチレンテレフタラートテープからなる耐熱性絶縁材と、前記耐熱性絶縁材に接着剤を介して形成された微細配線とを備えたことを特徴とする半導体装置用テープキャリアを提供する。   In order to achieve the above object, a first invention includes a heat-resistant insulating material made of a polyethylene terephthalate tape that has been heat-treated in advance, and a fine wiring formed on the heat-resistant insulating material through an adhesive. A tape carrier for a semiconductor device is provided.

第2の発明は、上記目的を達成するため、耐熱性絶縁材上に銅層を形成した後、前記銅層をフォトエッチング法により加工して微細配線を形成する半導体装置用テープキャリアの製造方法において、前記耐熱性絶縁材として予め加熱処理されたポリエチレンテレフタラートテープを用いたことを特徴とする半導体装置用テープキャリアの製造方法を提供する。   According to a second aspect of the present invention, there is provided a tape carrier manufacturing method for a semiconductor device, wherein a copper layer is formed on a heat-resistant insulating material and then the copper layer is processed by a photo-etching method to form fine wiring. The method of manufacturing a tape carrier for a semiconductor device, wherein a heat-treated polyethylene terephthalate tape is used as the heat-resistant insulating material.

第1および第2の発明によれば、耐熱性絶縁材として予め加熱処理されたポリエチレンテレフタラートテープ(PET)を用いることにより、その後の熱処理においてPETテープの熱収縮が小さくなる。また、テープ状のPETを用いることにより、生産性が高くなる。   According to the first and second inventions, by using a polyethylene terephthalate tape (PET) that has been heat-treated in advance as the heat-resistant insulating material, the thermal contraction of the PET tape is reduced in the subsequent heat treatment. Further, productivity is increased by using tape-like PET.

本発明の半導体装置用テープキャリアの製造方法によれば、耐熱性絶縁材として予め加熱処理されたポリエチレンテレフタラート(PET)テープを用いることにより、その後の熱処理においてPETテープの熱収縮が小さくなる。従って、ポリイミドテープの1/10以下の価格のPETテープを基材に用いることができ、これにより材料費を低減でき、低コストのフレキシブルな半導体装置用テープキャリアを提供することができる。また、テープ状のPETを用いることにより、連続的に微細配線を形成できるので、生産性が高くなる。   According to the method for manufacturing a tape carrier for a semiconductor device of the present invention, by using a polyethylene terephthalate (PET) tape that has been heat-treated in advance as a heat-resistant insulating material, thermal contraction of the PET tape is reduced in the subsequent heat treatment. Therefore, a PET tape having a price of 1/10 or less of the polyimide tape can be used as the base material, whereby the material cost can be reduced and a low-cost flexible tape carrier for a semiconductor device can be provided. Further, by using tape-like PET, fine wiring can be continuously formed, so that productivity is increased.

本発明の実施の形態に係る半導体装置用テープキャリアとしてのTABテープの製造方法を説明する。まず、長尺状のPETテープを作製した後、PETテープの熱収縮を防止するための予備加熱処理を行う。加熱条件は、全工程で加わる最高温度よりも高い温度で行う。また、加熱温度に応じた加熱時間で行う。例えば、加熱温度150℃の場合、加熱時間は10〜30分間、加熱温度160℃の場合、加熱時間5〜10分間が望ましい。150℃を下回る温度では熱収縮を防止できるほどにPETテープは変質しない。また、160℃を超える温度では、PET自体の耐熱限界に近づくため、加熱変形を起こす場合がある。   A method for manufacturing a TAB tape as a tape carrier for a semiconductor device according to an embodiment of the present invention will be described. First, after producing a long PET tape, a preheating treatment for preventing thermal contraction of the PET tape is performed. The heating is performed at a temperature higher than the maximum temperature applied in all steps. Moreover, it carries out in the heating time according to heating temperature. For example, when the heating temperature is 150 ° C., the heating time is preferably 10 to 30 minutes, and when the heating temperature is 160 ° C., the heating time is preferably 5 to 10 minutes. At temperatures below 150 ° C., the PET tape does not change so much that heat shrinkage can be prevented. Further, at a temperature exceeding 160 ° C., it may approach the heat resistance limit of PET itself, and thus heat deformation may occur.

次に、PETテープに熱硬化性接着剤を塗布し、コマ送り穴(スプロケットホール)、デバイスホール、アウターリードホール等の各穴をパンチングで開口する。次に、熱硬化性接着剤と銅箔を熱を加えながら貼り合せる(ラミネート)。この上にフォトレジストを塗布した後、露光および現像を行い、必要なパターンの形に耐薬品性のレジスト膜を形成する。これに塩化第二鉄、塩化第二銅水溶液等のエッチング液をスプレーして不要な銅を溶解除去し、微細銅箔パターンを形成する。必要に応じて絶縁性レジスト膜を塗布した後、パッケージ組立に必要なスズめっき、金めっきなどのめっき処理を施し、TABテープが完成する。   Next, a thermosetting adhesive is applied to the PET tape, and holes such as a frame feed hole (sprocket hole), a device hole, and an outer lead hole are opened by punching. Next, the thermosetting adhesive and the copper foil are bonded together while applying heat (laminate). After applying a photoresist on this, exposure and development are performed to form a chemical-resistant resist film in a necessary pattern shape. This is sprayed with an etching solution such as ferric chloride or a cupric chloride aqueous solution to dissolve and remove unnecessary copper, thereby forming a fine copper foil pattern. After applying an insulating resist film as necessary, a plating process such as tin plating or gold plating necessary for package assembly is performed to complete a TAB tape.

この実施の形態によれば、PETテープを加熱温度150℃、加熱時間5分で予備加熱処理することにより、収縮率は0.03%と小さくなるので、150℃程度までの組立温度であれば、PETを用いたTABテープは加熱に耐え、パッケージ組立性に影響は及ぼさない。従って、金ワイヤボンディングに超音波を併用することにより加熱温度を100〜150℃と低温度化できるので、超音波併用熱圧着の金ワイヤボンディングによりICを電気的に接続するBGA用テープ基板に適用することができる。   According to this embodiment, when the PET tape is pre-heated at a heating temperature of 150 ° C. for a heating time of 5 minutes, the shrinkage rate is reduced to 0.03%, so that the assembly temperature is up to about 150 ° C. The TAB tape using PET can withstand heating and does not affect the assembly of the package. Therefore, since the heating temperature can be lowered to 100 to 150 ° C. by using ultrasonic waves in combination with gold wire bonding, it is applied to a tape substrate for BGA that electrically connects ICs by gold wire bonding with ultrasonic bonding. can do.

なお、銅箔は、耐熱性絶縁材にスパッタリング法、蒸着法、イオンプレーティング法等の乾式成膜法により薄い金属層を形成した後、金属層を陰極としてめっき法により成膜してもよい。例えば、テープキャリア上に電子部品素子をフリップチップ接合するCOFにおいては、現在ポリイミドテープに数nmの厚さのニッケル系合金膜をスパッタリング法により成膜し、これを陰極としてめっき法で銅を数μmの厚さに成膜させるメタライジング法によるテープ基材が用いられるが、この材料においてもポリイミドの代わりに、予め加熱処理を行ったPETテープを用いることができる。   The copper foil may be formed by a plating method using a metal layer as a cathode after a thin metal layer is formed on a heat-resistant insulating material by a dry film forming method such as sputtering, vapor deposition or ion plating. . For example, in the case of COF in which an electronic component element is flip-chip bonded onto a tape carrier, a nickel-based alloy film having a thickness of several nanometers is currently formed on a polyimide tape by a sputtering method, and this is used as a cathode to count copper by plating. A tape base material by a metalizing method for forming a film to a thickness of μm is used, but in this material, a PET tape that has been heat-treated in advance can be used instead of polyimide.

また、銅箔は、耐熱性絶縁材にスパッタリング法、蒸着法、イオンプレーティング法等の乾式成膜法により成膜したものでもよい。   Further, the copper foil may be a film formed on a heat resistant insulating material by a dry film forming method such as a sputtering method, a vapor deposition method, or an ion plating method.

図1は、本発明の実施例1に係るBGAタイプのLSI搭載用TABテープ基板の製造工程を示す。なお、同図は便宜上1つのLSI搭載部を示す。まず、幅70mm、厚さ100μm、長さ約40mの長尺状のPETテープ1を作製する(工程イ)。次に、そのPETテープ1をリール状に巻回した状態で150℃の恒温槽に入れて30分間加熱する(工程ロ)。次に、PETテープ1の片面に熱硬化性接着剤(巴川製紙所;Xタイプ)2を厚さ12μm塗布する(工程ハ)。次に、接着剤2付きのPETテープ1に金型を用いてスプロケットホールおよびはんだボール搭載用ビアホール3を開口する(工程ニ)。次に、PETテープ1を140℃に加熱しながら、18μm厚の銅箔(三井金属;FQ−VrLP)4をロールラミネータを用いて加圧して貼り合せ、銅箔4/接着剤2/PETテープ1の3層構成からなる複合材5を製造する(工程ホ)。   FIG. 1 shows a manufacturing process of a BGA type LSI mounting TAB tape substrate according to Embodiment 1 of the present invention. This figure shows one LSI mounting part for convenience. First, a long PET tape 1 having a width of 70 mm, a thickness of 100 μm, and a length of about 40 m is produced (step a). Next, in a state where the PET tape 1 is wound in a reel shape, the PET tape 1 is placed in a thermostatic bath at 150 ° C. and heated for 30 minutes (process b). Next, a thermosetting adhesive (Yodogawa Paper Mill; X type) 2 is applied to one side of the PET tape 1 with a thickness of 12 μm (process c). Next, a sprocket hole and a solder ball mounting via hole 3 are opened in the PET tape 1 with the adhesive 2 using a mold (process d). Next, while heating the PET tape 1 to 140 ° C., the 18 μm thick copper foil (Mitsui Metal; FQ-VrLP) 4 is pressed and bonded using a roll laminator, and the copper foil 4 / adhesive 2 / PET tape is bonded. 1 to produce a composite material 5 having a three-layer structure (step e).

複合材5の銅箔4に液状のフォトレジストを塗布した後、露光および現像工程を経て、レジスト膜による微細配線パターン4aを描画した後、塩化第二鉄水溶液をスプレーしてレジスト膜に覆われていない銅箔露出部分をエッチング除去し(工程ヘ)、次いでレジスト膜を溶剤で剥離除去する表面処理を行い、テープの長手方向に沿って複数のLSI搭載部に微細配線パターン4aを有するテープ基板を製造する(工程ト)。最小配線ピッチは60μm(配線幅30μm、配線間隔30μm)である。その後、テープ基板上の所望の位置にソルダーレジスト(アサヒ化学研究所;CCR−232GF)をスクリーン印刷法で、厚さ35μmになるように塗布した後、露出しているリード上に電気めっき法でニッケルを約1μm成膜し、次いで金を約0.5μm成膜することで、ワイヤボンディング法による接合を行い、BGAタイプのLSI搭載用TABテープが完成する。   After applying a liquid photoresist to the copper foil 4 of the composite material 5, the fine wiring pattern 4 a by the resist film is drawn through the exposure and development processes, and then the ferric chloride aqueous solution is sprayed to cover the resist film. A tape substrate having fine wiring patterns 4a on a plurality of LSI mounting portions along the longitudinal direction of the tape by performing surface treatment for removing the exposed copper foil by etching (step) and then removing the resist film with a solvent. (Process G). The minimum wiring pitch is 60 μm (wiring width 30 μm, wiring interval 30 μm). After that, a solder resist (Asahi Chemical Laboratory; CCR-232GF) is applied to a desired position on the tape substrate by screen printing so as to have a thickness of 35 μm, and then the exposed lead is electroplated. A nickel film is formed to a thickness of about 1 μm, and then gold is formed to a thickness of about 0.5 μm to perform bonding by a wire bonding method to complete a BGA type LSI mounting TAB tape.

図2は、本発明の実施例2に係るフリップチップ接合によるIC搭載用COFテープ基板の製造工程を示す。なお、同図は便宜上1つのIC搭載部を示す。まず、幅70mm、厚さ100μm、長さ約40mの長尺状のPETテープ1を作製する(工程イ)。次に、そのPETテープ1をリール状に巻回した状態で150℃の恒温槽に入れて30分間加熱する(工程ロ)。次に、PETテープ1をスパッタリング装置の真空チャンバーに入れて、その片面にニッケル−20%クロム膜を厚さ約10nm成膜し、更にその上に連続して銅箔のシード層6をスパッタリング法で厚さ200nm成膜する(工程ハ)。スパッタリング処理済のPETテープ1を銅めっき装置に設置し、シード層6を陰極としてめっき液中で通電し、シード層6上に銅めっき7を約8μmの厚さで施す(工程ニ)。   FIG. 2 shows a manufacturing process of an IC mounting COF tape substrate by flip-chip bonding according to Embodiment 2 of the present invention. This figure shows one IC mounting portion for convenience. First, a long PET tape 1 having a width of 70 mm, a thickness of 100 μm, and a length of about 40 m is produced (step a). Next, in a state where the PET tape 1 is wound in a reel shape, the PET tape 1 is placed in a thermostatic bath at 150 ° C. and heated for 30 minutes (process b). Next, the PET tape 1 is put into a vacuum chamber of a sputtering apparatus, and a nickel-20% chromium film is formed to a thickness of about 10 nm on one side, and a copper foil seed layer 6 is continuously formed thereon by a sputtering method. To 200 nm thick (step c). The sputter-treated PET tape 1 is placed in a copper plating apparatus, energized in the plating solution with the seed layer 6 as a cathode, and the copper plating 7 is applied on the seed layer 6 to a thickness of about 8 μm (step D).

銅膜付きPETテープの幅方向両端にパンチング法でスプロケットホールを開口した後、フォトエッチング法で微細配線パターン4aを形成する(工程ホ)。次に、レジスト膜を溶剤で剥離除去する表面処理を行い、テープの長手方向に沿って複数のIC搭載部に微細配線パターン4aを有するテープ基板を製造する(工程ヘ)。COF用テープにはデバイスホールが開口されておらず、したがってデバイスホールからインナーリードが突出した構造ではない。PETテープの透明性は良いことから、リードとICチップの電極パッドとのアライメントは、PETテープ側からCCDカメラにより認識できる。   After opening sprocket holes at both ends in the width direction of the PET tape with a copper film by a punching method, a fine wiring pattern 4a is formed by a photoetching method (step e). Next, a surface treatment for peeling and removing the resist film with a solvent is performed, and a tape substrate having fine wiring patterns 4a on a plurality of IC mounting portions along the longitudinal direction of the tape is manufactured (step F). The device hole is not opened in the COF tape, and therefore the inner lead does not protrude from the device hole. Since the transparency of the PET tape is good, the alignment between the lead and the electrode pad of the IC chip can be recognized by the CCD camera from the PET tape side.

本発明の実施例1に係るBGAタイプのLSI搭載用TABテープ基板の製造方法を示す工程図である。It is process drawing which shows the manufacturing method of the TAB tape substrate for BGA type LSI mounting which concerns on Example 1 of this invention. 本発明の実施例2に係るフリップチップ接合によるIC搭載用COFテープ基板の製造方法を示す工程図である。It is process drawing which shows the manufacturing method of the COF tape board | substrate for IC mounting by the flip chip joining which concerns on Example 2 of this invention.

符号の説明Explanation of symbols

1 PETテープ
2 熱硬化性接着剤
3 はんだボール搭載用ビアホール
4 銅箔
4a 微細配線パターン
5 複合材
6 シード層
7 銅めっき
DESCRIPTION OF SYMBOLS 1 PET tape 2 Thermosetting adhesive 3 Solder ball mounting via hole 4 Copper foil 4a Fine wiring pattern 5 Composite material 6 Seed layer 7 Copper plating

Claims (7)

予め加熱処理されたポリエチレンテレフタラートテープからなる耐熱性絶縁材と、
前記耐熱性絶縁材に接着剤を介して形成された微細配線とを備えたことを特徴とする半導体装置用テープキャリア。
A heat-resistant insulating material composed of a pre-heated polyethylene terephthalate tape;
A tape carrier for a semiconductor device, comprising: a fine wiring formed on the heat resistant insulating material through an adhesive.
耐熱性絶縁材上に銅層を形成した後、前記銅層をフォトエッチング法により加工して微細配線を形成する半導体装置用テープキャリアの製造方法において、
前記耐熱性絶縁材として予め加熱処理されたポリエチレンテレフタラートテープを用いたことを特徴とする半導体装置用テープキャリアの製造方法。
In a method for manufacturing a tape carrier for a semiconductor device, after forming a copper layer on a heat-resistant insulating material, the copper layer is processed by a photoetching method to form a fine wiring.
A method of manufacturing a tape carrier for a semiconductor device, wherein a polyethylene terephthalate tape preheated is used as the heat-resistant insulating material.
前記銅層は、前記耐熱性絶縁材に接着剤により貼り合わされたものであることを特徴とする請求項2記載の半導体装置用テープキャリアの製造方法。   3. The method of manufacturing a tape carrier for a semiconductor device according to claim 2, wherein the copper layer is bonded to the heat-resistant insulating material with an adhesive. 前記銅層は、前記耐熱性絶縁材にスパッタリング法、蒸着法、イオンプレーティング法等の乾式成膜法により薄い金属層を形成した後、前記金属層を陰極としてめっき法により成膜されたものであることを特徴とする請求項2記載の半導体装置用テープキャリアの製造方法。   The copper layer is formed by forming a thin metal layer on the heat-resistant insulating material by a dry film forming method such as a sputtering method, a vapor deposition method, or an ion plating method, and then forming the film by a plating method using the metal layer as a cathode. The method of manufacturing a tape carrier for a semiconductor device according to claim 2, wherein: 前記銅層は、前記耐熱性絶縁材にスパッタリング法、蒸着法、イオンプレーティング法等の乾式成膜法により成膜されたものであることを特徴とする請求項2記載の半導体装置用テープキャリアの製造方法。   3. The tape carrier for a semiconductor device according to claim 2, wherein the copper layer is formed on the heat-resistant insulating material by a dry film forming method such as a sputtering method, a vapor deposition method, or an ion plating method. Manufacturing method. 前記微細配線の形成は、長尺の前記ポリエチレンテレフタラートテープの長手方向に沿って設けられた複数の電子部品素子の搭載位置に連続的に行うものであることを特徴とする請求項2記載の半導体装置用テープキャリアの製造方法。   The said fine wiring is continuously formed in the mounting position of the some electronic component element provided along the longitudinal direction of the said long polyethylene terephthalate tape. Manufacturing method of tape carrier for semiconductor device. 前記加熱処理は、全工程で加わる最高温度よりも高い温度で行うことを特徴とする請求項2記載の半導体装置用テープキャリアの製造方法。

3. The method of manufacturing a tape carrier for a semiconductor device according to claim 2, wherein the heat treatment is performed at a temperature higher than a maximum temperature applied in all steps.

JP2003321895A 2003-09-12 2003-09-12 Manufacturing method of tape carrier for semiconductor device Expired - Fee Related JP4033090B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2003321895A JP4033090B2 (en) 2003-09-12 2003-09-12 Manufacturing method of tape carrier for semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2003321895A JP4033090B2 (en) 2003-09-12 2003-09-12 Manufacturing method of tape carrier for semiconductor device

Publications (2)

Publication Number Publication Date
JP2005093544A true JP2005093544A (en) 2005-04-07
JP4033090B2 JP4033090B2 (en) 2008-01-16

Family

ID=34453431

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2003321895A Expired - Fee Related JP4033090B2 (en) 2003-09-12 2003-09-12 Manufacturing method of tape carrier for semiconductor device

Country Status (1)

Country Link
JP (1) JP4033090B2 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007150099A (en) * 2005-11-29 2007-06-14 Hitachi Cable Ltd Wiring board and its manufacturing method, and manufacturing method of electronic components using wiring board and its device
US20110100989A1 (en) * 2008-01-18 2011-05-05 Tab It Llc Pull-Tab Sealing Member
US10038686B2 (en) 2003-07-24 2018-07-31 Koninklijke Philips N.V. Hybrid device and person based authorization domain architecture

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10038686B2 (en) 2003-07-24 2018-07-31 Koninklijke Philips N.V. Hybrid device and person based authorization domain architecture
JP2007150099A (en) * 2005-11-29 2007-06-14 Hitachi Cable Ltd Wiring board and its manufacturing method, and manufacturing method of electronic components using wiring board and its device
US20110100989A1 (en) * 2008-01-18 2011-05-05 Tab It Llc Pull-Tab Sealing Member
US8348082B2 (en) * 2008-01-18 2013-01-08 Tab It Llc Pull-tab sealing member

Also Published As

Publication number Publication date
JP4033090B2 (en) 2008-01-16

Similar Documents

Publication Publication Date Title
JP3889700B2 (en) COF film carrier tape manufacturing method
KR100831514B1 (en) Method for producing flexible printed wiring board and flexible printed wiring board
KR20030039986A (en) Electronic device, electronic device sealing method and electronic device connecting method
KR100705637B1 (en) Flexible wiring base material and process for producing the same
US10798828B2 (en) Circuit board structures and methods of fabricating the same
US9021690B2 (en) Method of manufacturing printed circuit board having buried solder bump
JP4058443B2 (en) Semiconductor device and manufacturing method thereof
US20110100549A1 (en) Method for manufacturing component-embedded module
JP2007103586A (en) Method for manufacturing wiring circuit board
JP2002043467A (en) Board for semiconductor package, its manufacturing method, semiconductor package using board and manufacturing method of semiconductor package
TW201844065A (en) Circuit board structure and method for fabricating the same
JP2004031667A (en) Chip on film tape carrier package tape and its manufacturing method
JP4033090B2 (en) Manufacturing method of tape carrier for semiconductor device
JP3918803B2 (en) Semiconductor device substrate and manufacturing method thereof
JPH02185051A (en) Tape carrier for double-side protective coat type tab
JP3726964B2 (en) COF film carrier tape manufacturing method
JPH07326853A (en) Ball bump forming method for printed wiring board
JP7412735B2 (en) Manufacturing method for semiconductor packages
JP2001007250A (en) Package substrate
JP2000340594A (en) Transfer bump sheet and manufacture thereof
KR20090070754A (en) Method of fabricating solder for coreless package substrate
JP2007324232A (en) Bga-type multilayer wiring board and bga-type semiconductor package
JP2004006523A (en) Cof type film carrier tape
JP3562810B2 (en) Flexible wiring base material and method for manufacturing the same
JP2008218912A (en) Manufacturing method of base for mounting electronic component and base for mounting electronic component

Legal Events

Date Code Title Description
A621 Written request for application examination

Effective date: 20051021

Free format text: JAPANESE INTERMEDIATE CODE: A621

A977 Report on retrieval

Effective date: 20070411

Free format text: JAPANESE INTERMEDIATE CODE: A971007

A131 Notification of reasons for refusal

Effective date: 20070417

Free format text: JAPANESE INTERMEDIATE CODE: A131

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070525

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20070626

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070726

A911 Transfer of reconsideration by examiner before appeal (zenchi)

Effective date: 20070914

Free format text: JAPANESE INTERMEDIATE CODE: A911

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Effective date: 20071002

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Effective date: 20071015

Free format text: JAPANESE INTERMEDIATE CODE: A61

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20101102

Year of fee payment: 3

R150 Certificate of patent (=grant) or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20101102

Year of fee payment: 3

FPAY Renewal fee payment (prs date is renewal date of database)

Year of fee payment: 4

Free format text: PAYMENT UNTIL: 20111102

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20111102

Year of fee payment: 4

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20121102

Year of fee payment: 5

FPAY Renewal fee payment (prs date is renewal date of database)

Year of fee payment: 6

Free format text: PAYMENT UNTIL: 20131102

LAPS Cancellation because of no payment of annual fees