JP2005079145A - Package for semiconductor element, and semiconductor device - Google Patents

Package for semiconductor element, and semiconductor device Download PDF

Info

Publication number
JP2005079145A
JP2005079145A JP2003304515A JP2003304515A JP2005079145A JP 2005079145 A JP2005079145 A JP 2005079145A JP 2003304515 A JP2003304515 A JP 2003304515A JP 2003304515 A JP2003304515 A JP 2003304515A JP 2005079145 A JP2005079145 A JP 2005079145A
Authority
JP
Japan
Prior art keywords
line conductor
semiconductor element
lead terminal
package
side wall
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2003304515A
Other languages
Japanese (ja)
Other versions
JP4129212B2 (en
Inventor
Shinichi Takahashi
伸一 高橋
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kyocera Corp
Original Assignee
Kyocera Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kyocera Corp filed Critical Kyocera Corp
Priority to JP2003304515A priority Critical patent/JP4129212B2/en
Publication of JP2005079145A publication Critical patent/JP2005079145A/en
Application granted granted Critical
Publication of JP4129212B2 publication Critical patent/JP4129212B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched

Abstract

<P>PROBLEM TO BE SOLVED: To provide a package for semiconductor element in which a lead terminal can be connected with a line conductor at an I/O part rigidly and reliably and a packaged semiconductor element can operate normally and stably over a long term, and to provide a semiconductor device. <P>SOLUTION: The package A for semiconductor element comprises a ceramics substrate 1 having a mounting part 1a of a semiconductor element 7 on the bottom face of a recess formed in the upper surface, and an I/O part 3 having a line conductor 4 formed over the bottom surface of two level differences 3a provided oppositely in the inner and outer surfaces of the sidewall 2 in the central part thereof to penetrate the sidewall 2 and a lead terminal 6 soldered to the line conductor 4 on the outer surface side of the sidewall 2. A plurality of protrusions 4b having the same height and supporting the lead terminal 6 at the upper end thereof are provided on the line conductor 4 on the bottom face of the level difference 3a on the outer surface side of the sidewall 2 in the direction perpendicular to the line direction of the line conductor 4. Metal powder composing the protrusion has a mean particle diameter 1.5-3 times as large as that of metal powder composing the line conductor. <P>COPYRIGHT: (C)2005,JPO&NCIPI

Description

本発明は、IC,LSI等の半導体素子を収容するための半導体素子収納用パッケージおよび半導体装置に関する。   The present invention relates to a semiconductor element housing package and a semiconductor device for housing semiconductor elements such as IC and LSI.

従来より、セラミックグリーンシート(以下、単にグリーンシートともいう)を用いて、金属ペーストの印刷、積層、切断、焼成などの基本工程を経て作製される半導体素子収納用パッケージ(以下、単にパッケージともいう)Aを図4に示す。同図(a)に示すように、パッケージAは、上面に載置部11aを有するセラミックスから成る基体11と、基体11の上面に載置部11aを囲むように取着され、側部に内外を電気的に導通する線路導体14が形成された入出力部13を有する側壁12と、線路導体14のうち側壁12の外面側に位置する外側線路導体14aに一端がロウ材15により接合されるとともに他端が外部電気回路に接合される、鉄(Fe)−ニッケル(Ni)−コバルト(Co)合金等から成るリード端子16とを備えている。   Conventionally, a package for housing a semiconductor element (hereinafter also simply referred to as a package), which is manufactured through basic steps such as printing, laminating, cutting, and firing a metal paste using a ceramic green sheet (hereinafter also simply referred to as a green sheet). A) is shown in FIG. As shown in FIG. 2A, the package A is mounted on a base 11 made of ceramics having a mounting portion 11a on the upper surface, and is mounted on the upper surface of the base 11 so as to surround the mounting portion 11a. One end of the line conductor 14 is joined to the side wall 12 having the input / output part 13 in which the line conductor 14 is electrically connected and the outer line conductor 14a located on the outer surface side of the side wall 12 by the brazing material 15. And a lead terminal 16 made of an iron (Fe) -nickel (Ni) -cobalt (Co) alloy or the like whose other end is joined to an external electric circuit.

図4(b)はB−B’線における図4(a)の断面図において入出力部13周辺を拡大したものであり、リード端子を外側線路導体14a上に接合した状態を示す。このようなリード端子16のロウ材15による接合は、一般的にパッケージAをカーボン治具に形成された凹みに載置し、複数のリード端子16をカーボン治具の所定の部位から入出力部13にかけて載置して、還元雰囲気のブレージング炉で800〜900℃で加熱することにより行われる。接合に用いられるロウ材15は、リード端子16と入出力部13との間に発生する熱応力を緩和する作用も有しており、リード端子16と外側線路導体14aとの間にクラックが発生するのを防止している。   FIG. 4B is an enlarged view of the periphery of the input / output unit 13 in the cross-sectional view of FIG. 4A taken along the line B-B ', and shows a state where the lead terminal is joined to the outer line conductor 14a. Such joining of the lead terminals 16 with the brazing material 15 is generally performed by placing the package A in a recess formed in a carbon jig, and connecting a plurality of lead terminals 16 from a predetermined portion of the carbon jig to the input / output unit. It is carried out by mounting at 13 and heating at 800 to 900 ° C. in a reducing atmosphere brazing furnace. The brazing material 15 used for joining also has a function of relieving thermal stress generated between the lead terminal 16 and the input / output unit 13, and a crack is generated between the lead terminal 16 and the outer line conductor 14a. Is prevented.

このパッケージAは、半導体素子17が載置部11aに載置されるとともにボンディングワイヤで内側線路導体14cに電気的に接続され、側壁12の上面に蓋体(図示せず)を接合して載置部11aが気密に封止され半導体装置と成る。   In this package A, the semiconductor element 17 is mounted on the mounting portion 11a, and is electrically connected to the inner line conductor 14c with a bonding wire, and a lid (not shown) is bonded to the upper surface of the side wall 12. The placement portion 11a is hermetically sealed to form a semiconductor device.

しかしながら、従来のパッケージAのリード端子16の接合構造では、リード端子16と外側線路導体14aとの間の隙間の大きさのバラツキに起因してリード端子16の接合強度に寄与するロウ材15のメニスカス15aの大きさが小さくなることがあり、その場合リード端子16の接合強度が小さくなっていた。また、複数のリード端子16のうちあるものは、リード端子16と外側線路導体14aの上面との間の隙間の大きさがリード端子16の傾きによって部分的に小さくなり、その結果、部分的にロウ材15が薄くなっていた。その場合、リード端子16を上方に引張る外力が加わった際に、ロウ材15の応力緩和機能が有効に働かず、その結果、ロウ材15中またはロウ材15と外側線路導体14aとの界面にクラックが発生し、このクラックを発端にしてリード端子16が外側線路導体14aから剥れてしまうといった問題点があった。   However, in the joining structure of the lead terminal 16 of the conventional package A, the brazing material 15 that contributes to the joining strength of the lead terminal 16 due to the variation in the size of the gap between the lead terminal 16 and the outer line conductor 14a. The size of the meniscus 15a may be reduced, and in this case, the bonding strength of the lead terminal 16 is reduced. Further, in some of the plurality of lead terminals 16, the size of the gap between the lead terminal 16 and the upper surface of the outer line conductor 14a is partially reduced by the inclination of the lead terminal 16, and as a result, partially. The brazing material 15 was thin. In that case, when an external force that pulls the lead terminal 16 upward is applied, the stress relaxation function of the brazing material 15 does not work effectively. As a result, in the brazing material 15 or at the interface between the brazing material 15 and the outer line conductor 14a. There was a problem that a crack occurred and the lead terminal 16 was peeled off from the outer line conductor 14a with the crack as a starting point.

また、上記のように内側線路導体14c上に半導体素子17を電気的に接続するためのボンディングワイヤをワイヤボンダーで接続する必要があり、このため、内側線路導体14cの表面は凹凸の少ない状態であることが要求され、これを構成する金属粒子の平均粒径を1〜2μm程度として線路導体14は表面の凹凸を極力小さくする工夫がなされていた。   Further, as described above, it is necessary to connect a bonding wire for electrically connecting the semiconductor element 17 on the inner line conductor 14c with a wire bonder. For this reason, the surface of the inner line conductor 14c is in a state with less unevenness. The line conductor 14 has been devised to make the surface roughness as small as possible by setting the average particle size of the metal particles constituting this to about 1 to 2 μm.

しかしながら、金属粒子の平均粒径が小さくなって表面の凹凸が少なくなることは、ロウ材15のアンカー効果を損なうとともにロウ材15の量が少なくなり、メニスカス15aの大きさが小さくなることと併せてリード端子16の接合強度を大きくすることができず、接合の信頼性をさらに低くする原因となっていた。この不具合に対して内側線路導体14cと外側線路導体14aの表面粗さを異ならせることが検討されたが、それには平均粒径の異なる金属ペーストを互いに重なるように形成しなければならず、その結果線路導体14の厚みが局部的に大きくなり、セラミックグリーンシートを積層するに際して積層不良を誘発してデラミネーション(層間剥離)を招来することがあった。   However, the fact that the average particle size of the metal particles is reduced and the surface irregularities are reduced reduces the anchor effect of the brazing material 15 and decreases the amount of the brazing material 15 and the size of the meniscus 15a. As a result, the bonding strength of the lead terminal 16 cannot be increased, which causes the reliability of the bonding to be further lowered. In order to solve this problem, it has been studied to make the surface roughness of the inner line conductor 14c and the outer line conductor 14a different, but for this purpose, metal pastes having different average particle diameters must be formed so as to overlap each other. As a result, the thickness of the line conductor 14 is locally increased, and when the ceramic green sheets are laminated, a lamination failure may be induced to cause delamination.

これらの問題点のうち、ロウ材15のメニスカスの形成不良によるリード端子16の接合強度が小さくなることを解消するために、図5(a)に示すように、外側線路導体14a上に、外側線路導体14aの外形よりも一回り小さな外形のメタライズ層Cを重ねて形成することにより、外側線路導体14aに接合するリード端子16の周囲に大きなメニスカス15aを形成することができて、これによりリード端子16の接合強度を大きくすることができる(例えば、下記の特許文献1参照)。   Among these problems, in order to eliminate the decrease in the bonding strength of the lead terminal 16 due to poor meniscus formation of the brazing material 15, as shown in FIG. A large meniscus 15a can be formed around the lead terminal 16 to be joined to the outer line conductor 14a by forming the metallized layer C having an outer shape slightly smaller than the outer shape of the line conductor 14a. The bonding strength of the terminal 16 can be increased (for example, see Patent Document 1 below).

また他の構成として、図5(b)に示すように、外側線路導体14aを入出力部13の棚部13aから側部13bに延出させることにより延出部14bを形成し、これによりロウ材15が延出部14bまで流れるようにして大きなメニスカス15aを形成し、メニスカス15aへの応力集中を分散させるという方法も提案されている(例えば、下記の特許文献2参照)。
特開平9−139439号公報(第3−4頁、図1) 特開昭61−29547号公報(第3−4頁、第1図)
As another configuration, as shown in FIG. 5 (b), an extended portion 14b is formed by extending the outer line conductor 14a from the shelf portion 13a of the input / output portion 13 to the side portion 13b. There has also been proposed a method in which a large meniscus 15a is formed so that the material 15 flows to the extending portion 14b, and the stress concentration on the meniscus 15a is dispersed (see, for example, Patent Document 2 below).
JP-A-9-139439 (page 3-4, FIG. 1) JP-A-61-29547 (page 3-4, Fig. 1)

しかしながら、上記従来の特許文献1の方法では、リード端子16の周囲におけるメニスカス15aを大きくすることができても、ロウ材15を厚くすることができず、その結果、リード端子16と外側線路導体14aとの間に熱応力が加わった場合に、ロウ材15の応力緩和機能が有効に働かず、クラックが発生してリード端子16が容易に剥れてしまうことがあった。   However, in the conventional method disclosed in Patent Document 1, even if the meniscus 15a around the lead terminal 16 can be increased, the brazing material 15 cannot be thickened. As a result, the lead terminal 16 and the outer line conductor can be reduced. When a thermal stress is applied to 14a, the stress relaxation function of the brazing material 15 does not work effectively, cracks may occur, and the lead terminal 16 may be easily peeled off.

また、特許文献2の方法では、延出部14bと成る金属ペーストを側部13bに形成する必要がある。金属ペーストを外側線路導体14aが形成された入出力部13の棚部13aから側部13bにかけて形成するには、グリーンシートを積層する前に側部13bに金属ペーストを垂れ込ませる方法がある。しかし、この垂れ込みによって金属ペーストがグリーンシートの下面まで達すると、パッケージA内で接地導体を兼ねる載置部11aに電気的に導通することがあり、よって垂れ込みの大きさを制御する必要があるが、この制御は甚だ困難であり、その結果、製造歩留まりが著しく低下して生産性が低くなるという問題点があった。   Moreover, in the method of patent document 2, it is necessary to form the metal paste used as the extension part 14b in the side part 13b. In order to form the metal paste from the shelf portion 13a to the side portion 13b of the input / output portion 13 on which the outer line conductor 14a is formed, there is a method of dripping the metal paste into the side portion 13b before the green sheets are laminated. However, when the metal paste reaches the lower surface of the green sheet due to the sagging, it may be electrically connected to the mounting portion 11a that also serves as the ground conductor in the package A, and thus the sagging size needs to be controlled. However, this control is extremely difficult, and as a result, there is a problem that the manufacturing yield is remarkably lowered and the productivity is lowered.

また、側部13bに所定の上下方向の長さで延出部14bを形成する方法として、線路導体14を設ける適当な厚さのグリーンシートの下に適当な厚さのグリーンシートを1層追加して側部13bを2層から成る絶縁層で構成し、その1層目にのみ上述したように金属ペーストを垂れ込ませて、延出部14bを形成するという方法がある。しかしながら、この方法では工程数が大きく増えることになり、また、金属ペーストがグリーンシートの下面に回り込んだ場合、積層時にデラミネーション(グリーンシート間の層間剥離)が発生し、その結果、リード端子16が棚部13aを構成する1層目の絶縁層とともに剥れるという問題点を誘発させていた。   In addition, as a method of forming the extended portion 14b with a predetermined vertical length on the side portion 13b, a green sheet having an appropriate thickness is added below the green sheet having an appropriate thickness on which the line conductor 14 is provided. Then, there is a method in which the side portion 13b is composed of two insulating layers, and the metal paste is dripped only in the first layer to form the extended portion 14b as described above. However, this method greatly increases the number of processes, and if the metal paste wraps around the lower surface of the green sheet, delamination (delamination between the green sheets) occurs during lamination, resulting in the lead terminals There was a problem that 16 peeled off together with the first insulating layer constituting the shelf 13a.

そして、金属粒子が小さいことによって表面の凹凸が小さく、その結果アンカー効果が得難いという不具合を解決することは、ワイヤボンディングの条件を考慮すると甚だ困難であった。   In addition, it has been extremely difficult to solve the problem that the surface roughness is small due to the small metal particles, and as a result, it is difficult to obtain the anchor effect, in consideration of the wire bonding conditions.

従って、本発明は上記の問題点に鑑み完成されたもので、その目的は、リード端子を強固にかつ信頼性良くパッケージの入出力部の外側線路導体に接続することにより、長期にわたり正常かつ信頼性良く作動させ得る半導体素子収納用パッケージおよび半導体装置を提供することである。   Accordingly, the present invention has been completed in view of the above problems, and its purpose is to connect the lead terminal firmly and reliably to the outer line conductor of the input / output portion of the package, thereby maintaining normal and reliable over a long period of time. It is an object to provide a package for housing a semiconductor element and a semiconductor device that can be operated with good performance.

本発明の半導体素子収納用パッケージは、上面に形成された凹部の底面に半導体素子を載置する載置部を有するセラミックスから成る基体と、該基体の側壁の内外面に互いに対向するように設けられた2つの段差の底面にわたってその中央部に前記側壁を貫通するメタライズ層から成る線路導体が形成されるとともに前記側壁の外面側の前記線路導体にリード端子がロウ付けされる入出力部とを具備しており、前記側壁の外面側の前記段差の底面の前記線路導体上に、上端で前記リード端子を支持する同じ高さのメタライズ法によって形成された突条が前記線路導体の方向に垂直な方向に複数設けられ、かつ前記突条を構成する金属粉末の平均粒径が前記線路導体を構成する金属粒子の平均粒径の1.5乃至3倍であることを特徴とするものである。   The package for housing a semiconductor element of the present invention is provided so that a base made of ceramics having a mounting portion for mounting a semiconductor element on the bottom surface of a recess formed on the upper surface and the inner and outer surfaces of the side wall of the base face each other. A line conductor formed of a metallized layer penetrating the side wall is formed at the center of the bottom surface of the two stepped portions, and an input / output unit in which a lead terminal is brazed to the line conductor on the outer surface side of the side wall. A protrusion formed on the line conductor at the bottom of the step on the outer surface side of the side wall by the metallization method of the same height that supports the lead terminal at the upper end perpendicular to the direction of the line conductor. A plurality of metal powders arranged in a certain direction and having an average particle diameter of 1.5 to 3 times the average particle diameter of the metal particles constituting the line conductor. .

また、本発明の半導体装置は、本発明の半導体素子収納用パッケージと、前記載置部に載置固定されるとともに前記入出力電極に電気的に接続された半導体素子と、前記基体の前記側壁の上面に接合された蓋体とを具備したことを特徴とするものである。   The semiconductor device of the present invention includes a semiconductor element storage package of the present invention, a semiconductor element mounted and fixed on the mounting portion and electrically connected to the input / output electrode, and the side wall of the base. And a lid joined to the upper surface of the substrate.

本発明の半導体素子収納用パッケージは、側壁の外面側の段差の底面の線路導体上に、上端でリード端子を支持する同じ高さのメタライズ法によって形成された突条が複数設けられ、かつ突条を構成する金属粉末の平均粒径が線路導体を構成する金属粒子の平均粒径の1.5〜3倍であることより、リード端子と線路導体との間の間隔をロウ付け部全体にわたって均一かつ大きくすることができ、さらに突条の表面粗さを大きくできる。   The package for housing a semiconductor element of the present invention is provided with a plurality of protrusions formed by a metallization method of the same height for supporting the lead terminal at the upper end on the line conductor on the bottom surface of the step on the outer surface side of the side wall. Since the average particle diameter of the metal powder constituting the strip is 1.5 to 3 times the average particle diameter of the metal particles constituting the line conductor, the distance between the lead terminal and the line conductor is uniform over the entire brazing portion. The surface roughness of the protrusion can be increased.

その結果、ロウ材を全体にわたって厚くすることができるとともにロウ材のメニスカスを大きくすることができ、さらに良好なアンカー効果も得られることから従来は小さなメニスカスに集中していた応力を分散させてクラックの発生を効果的に抑えることができるとともに、リード端子の接合強度を充分なものとすることができ、接合の信頼性が非常に高いものとできる。   As a result, it is possible to increase the thickness of the brazing material, increase the meniscus of the brazing material, and obtain a better anchoring effect. Can be effectively suppressed, and the bonding strength of the lead terminals can be made sufficient, and the bonding reliability can be made extremely high.

また、本発明の半導体装置は、本発明の半導体素子収納用パッケージと、載置部に載置固定されるとともに入出力電極に電気的に接続された半導体素子と、基体の側壁の上面に接合された蓋体とを具備したことより、本発明の半導体素子収納用パッケージを用いたことによるリード端子の接合強度および接合の信頼性が高いために、長期に亘って外部装置に強固かつ信頼性良く接続できるものとなる。   The semiconductor device of the present invention is bonded to the semiconductor element storage package of the present invention, the semiconductor element mounted and fixed on the mounting portion and electrically connected to the input / output electrodes, and the upper surface of the side wall of the base. Since the lead terminal bonding strength and bonding reliability are high due to the use of the semiconductor element storage package of the present invention, the external device is strong and reliable over a long period of time. It can be connected well.

本発明の半導体素子収納用パッケージおよび半導体装置について以下に詳細に説明する。図1(a),(b)は本発明のパッケージの実施の形態の一例を示す平面図および断面図、図2(a),(b)は図1のパッケージにおける入出力部の部分拡大平面図および部分拡大断面図、図3は突条付近の拡大断面図である。   The semiconductor element storage package and the semiconductor device of the present invention will be described in detail below. FIGS. 1A and 1B are a plan view and a cross-sectional view showing an example of an embodiment of the package of the present invention, and FIGS. 2A and 2B are partially enlarged planes of input / output portions in the package of FIG. FIG. 3 is a partially enlarged sectional view, and FIG. 3 is an enlarged sectional view in the vicinity of the ridge.

これらの図において、1は半導体素子が載置される載置部1aを有するセラミックスから成る基体、2は基体1の上面に載置部1aを囲繞するように形成され、内外を貫通するように線路導体4が形成された入出力部3を有する側壁、4は線路導体、4aは線路導体4の側壁2の外面側の段差3aに位置する外側線路導体、4bは突条、5はロウ材、5aはメニスカス、6は外側線路導体4aに接合されるとともに外部電気回路装置に電気的に接続されるリード端子である。また、7は半導体素子、8は蓋体、Aはパッケージ、Bは半導体装置である。これら基体1、側壁2、入出力部3、リード端子6とで、半導体素子7を収容するためのパッケージが基本的に構成される。   In these drawings, reference numeral 1 denotes a base made of ceramics having a mounting portion 1a on which a semiconductor element is mounted, 2 is formed on the upper surface of the base 1 so as to surround the mounting portion 1a, and penetrates inside and outside. A side wall having an input / output part 3 on which a line conductor 4 is formed, 4 is a line conductor, 4a is an outer line conductor positioned on a step 3a on the outer surface side of the side wall 2 of the line conductor 4, 4b is a protrusion, and 5 is a brazing material. Reference numeral 5a denotes a meniscus, and reference numeral 6 denotes a lead terminal which is joined to the outer line conductor 4a and is electrically connected to an external electric circuit device. Further, 7 is a semiconductor element, 8 is a lid, A is a package, and B is a semiconductor device. The base 1, the side wall 2, the input / output unit 3, and the lead terminal 6 basically constitute a package for housing the semiconductor element 7.

本発明のパッケージAは、上面に形成された凹部の底面に半導体素子7を載置する載置部1aを有するセラミックスから成る基体1と、基体1の側壁2の内外面に互いに対向するように設けられた2つの段差3aの底面にわたってその中央部に側壁2を貫通するメタライズ層から成る線路導体4が形成されるとともに側壁2の外面側の線路導体4(外側線路導体4a)にリード端子6がロウ付けされる入出力部3とを具備している。さらに側壁2の外面側の段差3aの底面の線路導体4(外側線路導体4a)上に、上端でリード端子6を支持する同じ高さのメタライズ法によって形成された突条4bが線路導体4の方向に垂直な方向に複数設けられ、突条4bを構成する金属粉末の平均粒径が線路導体4を構成する金属粒子の平均粒径の1.5乃至3倍とされる。   The package A of the present invention has a base body 1 made of ceramics having a mounting portion 1a for mounting a semiconductor element 7 on the bottom surface of a recess formed on the upper surface, and an inner surface and an outer surface of a side wall 2 of the base body 1 so as to face each other. A line conductor 4 made of a metallized layer penetrating the side wall 2 is formed at the center of the two stepped portions 3a across the bottom surface, and a lead terminal 6 is connected to the line conductor 4 on the outer surface side of the side wall 2 (outer line conductor 4a). Is provided with an input / output unit 3 which is brazed. Further, on the line conductor 4 (outer line conductor 4 a) on the bottom surface of the step 3 a on the outer surface side of the side wall 2, a protrusion 4 b formed by the same metallization method that supports the lead terminal 6 at the upper end of the line conductor 4 is provided. A plurality of metal powders provided in a direction perpendicular to the direction, and the average particle diameter of the metal powder constituting the protrusion 4 b is 1.5 to 3 times the average particle diameter of the metal particles constituting the line conductor 4.

本発明の基体1および側壁2は、アルミナ質焼結体(アルミナセラミックス)等のセラミックスから成る。基体1がセラミックスから成ることから、基体1は金属に比し非常に軽量となり、パッケージA内部に半導体素子6を載置固定するとともに蓋体8を側壁2の上面に接合して半導体装置Bとなした場合、半導体装置Bの重量を極めて軽量とすることができる。   The substrate 1 and the side wall 2 of the present invention are made of ceramics such as an alumina sintered body (alumina ceramics). Since the base body 1 is made of ceramics, the base body 1 is much lighter than metal, and the semiconductor element 6 is placed and fixed inside the package A, and the lid body 8 is joined to the upper surface of the side wall 2 to form the semiconductor device B. In this case, the weight of the semiconductor device B can be extremely reduced.

この基体1および側壁2は以下のようにして作製される。基体1および側壁2が例えばアルミナセラミックスから成る場合、酸化アルミニウム(Al),酸化珪素(SiO),酸化マグネシウム(MgO),酸化カルシウム(CaO)等の原料粉末に適当な有機バインダ,溶剤等を添加混合してスラリーとなす。このスラリーをドクターブレード法やカレンダーロール法によってグリーンシートと成し、所望の大きさに切断する。次に、その中から選ばれた複数のグリーンシートに、側壁2および入出力部3の段差3aと成る切欠きや貫通孔を適当な打抜き加工で形成し、さらに線路導体4等の導体層を形成するためのタングステン(W)等の金属粉末を主成分とする金属ペーストを印刷塗布し、次に順次複数枚のセラミックグリーンシートを積層し約1600℃の温度で焼成することによって作製される。 The base 1 and the side wall 2 are manufactured as follows. When the substrate 1 and the side wall 2 are made of alumina ceramics, for example, an organic binder suitable for raw material powders such as aluminum oxide (Al 2 O 3 ), silicon oxide (SiO 2 ), magnesium oxide (MgO), calcium oxide (CaO), A solvent is added and mixed to form a slurry. This slurry is formed into a green sheet by a doctor blade method or a calender roll method, and cut into a desired size. Next, notches and through-holes that form the step 3a of the side wall 2 and the input / output unit 3 are formed in a plurality of green sheets selected from them by an appropriate punching process, and a conductor layer such as a line conductor 4 is formed. A metal paste mainly composed of a metal powder such as tungsten (W) to be formed is applied by printing, and then a plurality of ceramic green sheets are sequentially laminated and fired at a temperature of about 1600 ° C.

また、作製された基体1および側壁2に形成された線路導体4等のメタライズ層の表面に、耐食性に優れかつロウ材5との濡れ性に優れる金属、具体的には厚さ0.5〜9μmのNi層および厚さ0.5〜9μmのAu層をメッキ法により順次被着しておくのがよく、導体層の酸化腐食を防止するとともに外側線路導体4aとリード端子6との銀ロウ等のロウ材5による接合をより強固なものとできる。   Further, the surface of the metallized layer such as the line conductor 4 formed on the base body 1 and the side wall 2 is made of a metal having excellent corrosion resistance and wettability with the brazing material 5, specifically having a thickness of 0.5 to 9 μm. The Ni layer and the Au layer having a thickness of 0.5 to 9 μm are preferably deposited sequentially by a plating method to prevent oxidative corrosion of the conductor layer and to braze the silver wire or the like between the outer line conductor 4 a and the lead terminal 6. The joining by 5 can be made stronger.

線路導体4は、図1に示すように、側壁2の内外面に互いに対向するように設けられた入出力部3の2つの段差3aの底面にわたってその中央部に側壁を貫通するように設けられる。また、入出力部3は、側壁2の一部の内外面を薄くした上下方向の溝状として形成された段差3aの底面に形成されているが、側壁2の一部が内外面に突出するように形成され、その突出部に形成されてもよい。また、側壁2の上面にはシールリング(図示せず)を取着するためのメタライズ層等から成る接合層(図示せず)が形成される。側壁2は、基体1の上面に載置部1aを囲繞するようにして設けられ、パッケージAの内外を貫通して設けられた線路導体4を有する入出力部3が形成されている。また、入出力部3の外側線路導体4aにリード端子6がロウ材5を介して接合される。   As shown in FIG. 1, the line conductor 4 is provided so as to penetrate the side wall at the center thereof across the bottom surfaces of the two steps 3 a of the input / output unit 3 provided so as to face the inner and outer surfaces of the side wall 2. . The input / output unit 3 is formed on the bottom surface of the step 3a formed as a vertical groove shape in which a part of the inner and outer surfaces of the side wall 2 is thinned, but a part of the side wall 2 protrudes from the inner and outer surfaces. And may be formed on the protruding portion. Further, a bonding layer (not shown) made of a metallized layer or the like for attaching a seal ring (not shown) is formed on the upper surface of the side wall 2. The side wall 2 is provided on the upper surface of the base 1 so as to surround the mounting portion 1 a, and an input / output unit 3 having a line conductor 4 provided so as to penetrate the inside and outside of the package A is formed. Further, the lead terminal 6 is joined to the outer line conductor 4 a of the input / output unit 3 via the brazing material 5.

本発明において、例えば、図2に示すように、側壁2の外面側の段差3aの底面の線路導体4(外側線路導体4a)上に、線路導体4の線路方向に直交する方向に延びるとともに線路導体4の線路幅方向の両側にわたって形成された、上端でリード端子6を支持する同じ高さのメタライズ法によって形成された突条4bが複数設けられている。この突条4bを構成する金属粉末の平均粒径は1.5〜6μm(線路導体4に用いられる金属粒子の平均粒径は通常1〜2μmであり、突条4bとなる金属ペーストに用いられる金属粉末の平均粒径はこの値よりも大きい)であり、突条4bは、この金属粉末を用いて金属ペーストを作製し、次いでスクリーン印刷法により線路導体4となる印刷層上に印刷し、グリーンシートとともに焼成することにより形成される。そして、リード端子6はロウ付けの際に突条4bと外部のカーボン治具(図示せず)とにより水平に支えられてロウ付けされ、外側線路導体4aとリード端子6の周囲との間に大きなメニスカス5aを形成することができ、さらに、リード端子6と外側線路導体4aとの間のロウ材5の厚さを全体にわたって均一とすることができ、加えて突条4bの表面の算術平均粗さを従来よりも金属粉末の平均粒径の比と同等程度に大きくできることが実験により確認されている。それらの結果、ロウ材5による応力緩和効果および突条4bの表面の算術平均粗さが大きいことによるロウ材5のアンカー効果が得られ、クラックの発生のない、かつ接合強度が大きな信頼性の高いリード端子6の接合を実現することができる。   In the present invention, for example, as shown in FIG. 2, on the line conductor 4 (outer line conductor 4a) on the bottom surface of the step 3a on the outer surface side of the side wall 2, the line conductor 4 extends in a direction orthogonal to the line direction. A plurality of protrusions 4b formed by the metallization method of the same height supporting the lead terminal 6 at the upper end, which are formed over both sides in the line width direction of the conductor 4, are provided. The average particle size of the metal powder constituting the ridge 4b is 1.5 to 6 μm (the average particle size of the metal particles used for the line conductor 4 is usually 1 to 2 μm, and the metal powder used for the metal paste to form the ridge 4b. The average particle diameter of the protrusion 4b is a metal paste using this metal powder, and then printed on the printed layer to be the line conductor 4 by a screen printing method. It is formed by baking together. The lead terminal 6 is brazed while being supported horizontally by a protrusion 4 b and an external carbon jig (not shown) during brazing, and between the outer line conductor 4 a and the periphery of the lead terminal 6. A large meniscus 5a can be formed, and the thickness of the brazing material 5 between the lead terminal 6 and the outer line conductor 4a can be made uniform throughout, and in addition, the arithmetic average of the surface of the protrusion 4b Experiments have confirmed that the roughness can be increased to a level comparable to the ratio of the average particle diameter of the metal powder. As a result, the stress relaxation effect by the brazing material 5 and the anchor effect of the brazing material 5 due to the large arithmetic mean roughness of the surface of the protrusion 4b are obtained, and there is no occurrence of cracks and the reliability of the joint strength is high. High lead terminal 6 bonding can be realized.

突条4bの高さは10〜30μmが好ましい。10μm未満の場合、ロウ材5が薄くなり過ぎてメニスカス5aの大きさが小さくなり、リード端子6の接合強度が小さくなるとともにロウ材5の応力緩和効果がほとんどなくなる。30μmを超えると、メニスカス5aを大きくしてロウ材5に加わる引張り応力を分散させることができるが、ロウ材5の熱膨張係数が常温で20×10−6/℃程度と大きいため、半導体素子7が作動する際にロウ材5とアルミナセラミックス(熱膨張係数:7×10−6〜9×10−6/℃)等のセラミックスから成る基体1との間に大きな熱応力が発生し、その結果、基体1にマイクロクラックが発生し易くなる。 As for the height of the protrusion 4b, 10-30 micrometers is preferable. When the thickness is less than 10 μm, the brazing material 5 becomes too thin, the size of the meniscus 5a becomes small, the bonding strength of the lead terminal 6 becomes small, and the stress relaxation effect of the brazing material 5 is almost lost. If the thickness exceeds 30 μm, the meniscus 5a can be enlarged and the tensile stress applied to the brazing material 5 can be dispersed. However, since the thermal expansion coefficient of the brazing material 5 is as large as about 20 × 10 −6 / ° C. at room temperature, the semiconductor element A large thermal stress is generated between the brazing material 5 and the substrate 1 made of ceramics such as alumina ceramics (thermal expansion coefficient: 7 × 10 −6 to 9 × 10 −6 / ° C.) when 7 operates. As a result, microcracks are easily generated in the substrate 1.

突条4bの線路導体4の線路方向の幅は75〜200μmが好ましい。75μm未満であれば、外側線路導体4a上に突条4bと成る金属ペーストを印刷する際に厚みの制御が困難であり、ロウ材5の厚さにバラツキを発生させてしまうのでロウ材5のクラック発生の原因となる。また、200μmを超えると、突条4bが占める体積が大きくなりすぎてロウ材5の体積が減少し、温度サイクルなどの環境試験においてロウ材5が緩衝材としての作用を十分に発揮せず、よってマイクロクラックを誘発させてロウ材5全体の接合強度が小さくなってしまう。   The width in the line direction of the line conductor 4 of the protrusion 4b is preferably 75 to 200 μm. If the thickness is less than 75 μm, it is difficult to control the thickness when printing the metal paste that forms the ridges 4b on the outer line conductor 4a, and the thickness of the brazing material 5 varies. Cause cracks. Further, if it exceeds 200 μm, the volume occupied by the protrusion 4b becomes too large and the volume of the brazing material 5 decreases, and the brazing material 5 does not sufficiently exhibit the action as a buffer material in an environmental test such as a temperature cycle, Therefore, microcracks are induced and the bonding strength of the entire brazing material 5 is reduced.

本発明の突条4bは、図3に示すように線路導体4等の導体層を形成するためのタングステン(W)等の金属粉末を主成分とする金属ペーストに対して平均粒径が大きい金属粉末を用いた金属ペーストを、線路導体4と成る乾燥させた印刷層上にさらに印刷塗布することによって形成される。このとき、金属粉末の粒径を線路導体4を構成する金属粒子の粒径の1.5〜3倍とすることにより線路導体4のみでは得られない大きなアンカー効果を実現することができる。すなわち、線路導体4を形成する金属粒子の平均粒径が1μmであれば、突条4bを形成する金属粉末の平均粒径は1.5〜3μmが良く、また線路導体4を形成する金属粒子の平均粒径が2μmであれば、突条4bを形成する金属粉末の平均粒径は3〜6μmが良い。   As shown in FIG. 3, the protrusion 4b of the present invention is a metal having a larger average particle size than a metal paste mainly composed of a metal powder such as tungsten (W) for forming a conductor layer such as a line conductor 4. It is formed by further applying a metal paste using powder onto the dried printed layer to be the line conductor 4. At this time, by setting the particle size of the metal powder to 1.5 to 3 times the particle size of the metal particles constituting the line conductor 4, a large anchor effect that cannot be obtained by the line conductor 4 alone can be realized. That is, if the average particle diameter of the metal particles forming the line conductor 4 is 1 μm, the average particle diameter of the metal powder forming the protrusion 4b is preferably 1.5 to 3 μm, and the average of the metal particles forming the line conductor 4 is If the particle size is 2 μm, the average particle size of the metal powder forming the protrusion 4b is preferably 3 to 6 μm.

または、突条4bと成る所定の形状に加工された金属棒,金属片などの表面をエッチングなどにより粗化しておき、これを線路導体4上にあらかじめロウ付けしておいても本発明の目的が達せられる。   Alternatively, it is possible to roughen the surface of a metal rod, metal piece or the like processed into a predetermined shape to be the protrusion 4b by etching or the like and braze it on the line conductor 4 in advance. Can be reached.

金属粒子と金属粉末の平均粒径の比が1.5未満であれば、平均粒径に差をつける効果がほとんどなくなり大きなアンカー効果が得られなくなって、リード端子6のロウ付けによる接合強度に向上が見られなくなる。またこの比が3を超えると突条4bと線路導体4との境界に明確な境界線が生じてしまい、そのために突条4bと外側線路導体4aとの接合強度が小さくなり剥れやすくなってしまう。従って、突条4bを形成する金属粉末の平均粒径は線路導体4を形成する金属粒子の平均粒径の1.5〜3倍がよい。   If the ratio of the average particle diameter of the metal particles to the metal powder is less than 1.5, the effect of differentiating the average particle diameter is almost eliminated and a large anchor effect cannot be obtained, and the joint strength by brazing the lead terminals 6 is improved. I can't see it. Further, if this ratio exceeds 3, a clear boundary line is formed at the boundary between the protrusion 4b and the line conductor 4, and therefore, the bonding strength between the protrusion 4b and the outer line conductor 4a is reduced and is easily peeled off. End up. Therefore, the average particle diameter of the metal powder forming the protrusion 4b is preferably 1.5 to 3 times the average particle diameter of the metal particles forming the line conductor 4.

また、リード端子6を接合するに際して、リード端子6の長さ方向の中心線と線路導体4の長さ方向の中心線とが多少ずれていても、リード端子6の接合部の全周にわたって形成された大きなメニスカス5aの表面張力によるいわゆるセルフアライメント効果により、リード端子6を所望の位置に移動させて接合することができる。その結果、リード端子6と線路導体4との接合部において接合強度のばらつきが非常に小さくなり、接合強度、および接合の信頼性をより向上させることができる。   Further, when the lead terminal 6 is joined, the lead terminal 6 is formed over the entire circumference of the joint portion of the lead terminal 6 even if the center line in the length direction of the lead terminal 6 is slightly shifted from the center line in the length direction of the line conductor 4. Due to the so-called self-alignment effect due to the surface tension of the large meniscus 5a, the lead terminal 6 can be moved to a desired position and joined. As a result, the variation in bonding strength at the bonding portion between the lead terminal 6 and the line conductor 4 becomes very small, and the bonding strength and bonding reliability can be further improved.

かくして、本発明のパッケージAは、図1に示すように、半導体素子7が載置部1aに錫(Sn)−鉛(Pb)半田などの低融点ロウ材で載置固定されるとともに、線路導体4の側壁2の内面側部分と半導体素子7の電極とがボンディングワイヤで電気的に接続され、側壁2の上面にシールリングおよび蓋体8がシーム溶接法などにより接合されて載置部1aが気密に封止されることによって、製品としての半導体装置Bと成る。この半導体装置Bは、例えば外部電気回路から供給される電気信号によって半導体素子7が駆動され、大容量の情報を高速に処理する情報処理装置等に用いられる。   Thus, in the package A of the present invention, as shown in FIG. 1, the semiconductor element 7 is mounted and fixed on the mounting portion 1a with a low melting point solder such as tin (Sn) -lead (Pb) solder, The inner surface side portion of the side wall 2 of the conductor 4 and the electrode of the semiconductor element 7 are electrically connected by a bonding wire, and a seal ring and a lid 8 are joined to the upper surface of the side wall 2 by a seam welding method or the like. Is hermetically sealed to form a semiconductor device B as a product. This semiconductor device B is used for an information processing device or the like in which the semiconductor element 7 is driven by an electric signal supplied from an external electric circuit, for example, and processes a large amount of information at high speed.

なお、蓋体8は鉄(Fe)−ニッケル(Ni)−コバルト(Co)合金やFe−Ni合金等から成り、側壁2の上面に対応する形状に形成される。Fe−Ni−Co合金やFe−Ni合金は、セラミック基体1の熱膨張係数に近似する熱膨張係数(5.5〜7×10−7/℃)を有することからセラミック基体1にクラックを発生させ難く、さらに適当な電気抵抗を有しているためにシーム溶接に際して必要な溶接温度に加熱しやすいという利点を有している。 The lid 8 is made of an iron (Fe) -nickel (Ni) -cobalt (Co) alloy, an Fe—Ni alloy, or the like, and is formed in a shape corresponding to the upper surface of the side wall 2. The Fe—Ni—Co alloy and the Fe—Ni alloy have a thermal expansion coefficient (5.5 to 7 × 10 −7 / ° C.) that approximates the thermal expansion coefficient of the ceramic substrate 1, so that it is difficult for cracks to occur in the ceramic substrate 1. Further, since it has an appropriate electric resistance, it has an advantage that it can be easily heated to a welding temperature necessary for seam welding.

本発明の半導体装置Bは、本発明の半導体素子収納用パッケージAを具備したことによって、リード端子の接合強度および接合の信頼性が高いために、長期に亘って外部装置に強固かつ信頼性良く接続できるものとなり、外部装置の信頼性を高めることができる。   Since the semiconductor device B of the present invention is provided with the semiconductor element storage package A of the present invention, the bonding strength of the lead terminals and the bonding reliability are high. It becomes possible to connect, and the reliability of the external device can be improved.

本発明の半導体素子収納用パッケージの実施例について以下に説明する。   Examples of the package for housing semiconductor elements of the present invention will be described below.

図2の本発明の入出力部3を有するパッケージおよび従来の入出力部13(図5)を有するパッケージについて、リード端子6の引張り強度を以下のようにして測定した。   For the package having the input / output unit 3 of the present invention and the package having the conventional input / output unit 13 (FIG. 5), the tensile strength of the lead terminal 6 was measured as follows.

まず、図2の入出力部3を有するアルミナセラミックスから成る基体1において、幅1.5mm、長さ1mmの平均粒径が1μm,1.5μm,2μmのWの金属粒子を主成分とするメタライズ層から成る外側線路導体4aの上面に、線路導体4となる金属粒子の平均粒径が1μmでは金属粉末の平均粒径を1.25,1.5,2,2.5,3,3.25(μm)とし、線路導体4となる金属粒子の平均粒径が1.5μmでは金属粉末の平均粒径を2,2.25,3,3.75,4.5,4.75(μm)とし、線路導体4となる金属粒子の平均粒径が2μmでは2.75,3,4,5,6,6.25(μm)としたWの金属粉末から成る突条4bとなる金属ペーストを準備し、線路導体の線路方向の幅をそれぞれ75μmとして、300μm間隔で3本形成した各粒径の金属ペーストで形成した突条4bを有するサンプルをそれぞれ10個ずつ用意した。   First, in the substrate 1 made of alumina ceramics having the input / output part 3 of FIG. 2, from a metallized layer whose main component is W metal particles having a mean particle size of 1 μm, 1.5 μm and 2 μm with a width of 1.5 mm and a length of 1 mm. On the upper surface of the outer line conductor 4a, when the average particle diameter of the metal particles to be the line conductor 4 is 1 μm, the average particle diameter of the metal powder is 1.25, 1.5, 2, 2.5, 3, 3.25 (μm). When the average particle size of the metal particles is 1.5 μm, the average particle size of the metal powder is 2,2.25, 3, 3.75, 4.5, 4.75 (μm), and when the average particle size of the metal particles as the line conductor 4 is 2 μm, 2.75, A metal paste to be the ridge 4b made of W metal powder of 3, 4, 5, 6, 6.25 (μm) was prepared, and the width of the line conductor in the line direction was set to 75 μm, and three wires were formed at intervals of 300 μm. A sample having ridges 4b formed of metal paste of each particle size 10 each were prepared.

次に、幅0.5mm、厚さ0.2mmのFe−Ni−Co合金から成るリード端子6を、外側線路導体4a上にAgロウ(BAg8:JIS Z 3261)を介して850℃の還元雰囲気下で接合した。   Next, a lead terminal 6 made of an Fe—Ni—Co alloy having a width of 0.5 mm and a thickness of 0.2 mm is placed on the outer line conductor 4a through a Ag solder (BAg8: JIS Z 3261) in a reducing atmosphere at 850 ° C. Joined.

また、比較例として、幅1.5mm、長さ1mmの外側線路導体14aを有する入出力部13を形成し、外側線路導体14a上に幅0.5mm、厚さ0.2mmのFe−Ni−Co合金から成るリード端子6を同じAgロウで接合したものを10個用意した。   As a comparative example, an input / output unit 13 having an outer line conductor 14a having a width of 1.5 mm and a length of 1 mm is formed, and an Fe-Ni-Co alloy having a width of 0.5 mm and a thickness of 0.2 mm is formed on the outer line conductor 14a. Ten lead terminals 6 formed by joining the same Ag solder were prepared.

さらに、突条4bを形成する金属粉末の平均粒径を線路導体4の金属粉末の平均粒径より大きくした効果を比較するために、線路導体4に用いた3種類(1μm,1.5μm,2μm)の平均粒径と同じ平均粒径の金属ペーストで線路導体の線路方向に垂直な方向の幅が100μm幅の突条を300μm間隔で3本形成したサンプルをそれぞれの線路導体4の金属粉末の平均粒径について各10個ずつ計30個形成し、上記と同様にしてリード端子6を接合した。   Further, in order to compare the effect of making the average particle size of the metal powder forming the protrusion 4b larger than the average particle size of the metal powder of the line conductor 4, three types (1 μm, 1.5 μm, 2 μm) used for the line conductor 4 are compared. The sample of the metal powder of each line conductor 4 is formed by forming three ridges with a width of 100 μm in the direction perpendicular to the line direction of the line conductor at 300 μm intervals with a metal paste having the same average particle diameter as A total of 30 average particle diameters of 30 were formed, and lead terminals 6 were joined in the same manner as described above.

これらのサンプルについて、温度サイクル試験(−55〜+125℃の温度幅で1サイクルが1時間)を10サイクル行なった後、リード端子6を接合部の際から上方に垂直に折り曲げて上方に引っ張ることにより接合強度を求める方法(ピール法)により接合強度を測定した。その結果を表1に示す。表1において、接合強度の値は10個の平均値である。

Figure 2005079145
For these samples, after 10 cycles of temperature cycle test (1 cycle is 1 hour at a temperature range of −55 to + 125 ° C.), the lead terminal 6 is bent vertically upward from the joint and pulled upward. The bonding strength was measured by a method (peel method) for determining the bonding strength. The results are shown in Table 1. In Table 1, the value of the bonding strength is an average value of 10 pieces.
Figure 2005079145

表1より、本発明のパッケージAでは、リードピン6の接合強度が突条4bが無い場合に比して46%を超える強度向上が見られ、また突条4bを構成する金属粉末の平均粒径が線路導体4を構成する金属粒子の平均粒径よりも大きいことによるリード端子6の接合強度が24%以上向上することが明らかになった。また、マイクロクラックの発生が皆無となることが明らかになった。   As shown in Table 1, in the package A of the present invention, the strength of the lead pin 6 is improved by more than 46% compared to the case where the protrusion 4b is not provided, and the average particle diameter of the metal powder constituting the protrusion 4b. It has been clarified that the bonding strength of the lead terminal 6 is improved by 24% or more due to the fact that is larger than the average particle diameter of the metal particles constituting the line conductor 4. It was also found that no microcracks were generated.

なお、本発明は上記実施の形態および実施例に限定されず、本発明の要旨を逸脱しない範囲内で種々の変更を施すことは何等差し支えない。例えば、半導体素子7が半導体レーザ(LD),フォトダイオード(PD)等の光半導体素子である場合においても本発明の効果は同様であり、その場合は側壁2に光ファイバ取着用の貫通孔が設けられた構成とすればよい。   It should be noted that the present invention is not limited to the above-described embodiments and examples, and various modifications may be made without departing from the scope of the present invention. For example, when the semiconductor element 7 is an optical semiconductor element such as a semiconductor laser (LD) or a photodiode (PD), the effect of the present invention is the same. In this case, a through hole for attaching an optical fiber is formed on the side wall 2. What is necessary is just to be the structure provided.

本発明の半導体素子収納用パッケージの実施の形態の一例を示し、(a)はパッケージの平面図、(b)はパッケージの断面図である。An example of embodiment of the package for semiconductor element accommodation of this invention is shown, (a) is a top view of a package, (b) is sectional drawing of a package. (a)は図1の半導体素子収納用パッケージの入出力部の部分拡大平面図であり、(b)は同じく図1の半導体素子収納用パッケージの部分拡大断面図である。(A) is the elements on larger scale of the input / output part of the semiconductor element storage package of FIG. 1, (b) is the elements on larger scale of the semiconductor element storage package of FIG. 突条の表面付近の拡大断面図である。It is an expanded sectional view near the surface of a ridge. 従来の半導体素子収納用パッケージの例を示し、(a)は従来のパッケージの断面図、(b)は(a)の要部拡大断面図である。An example of a conventional package for housing a semiconductor element is shown, wherein (a) is a cross-sectional view of the conventional package, and (b) is an enlarged cross-sectional view of a main part of (a). (a),(b)はそれぞれ従来の半導体素子収納用パッケージの他の例における入出力部を示す拡大断面図である。(A), (b) is an expanded sectional view which shows the input-output part in the other example of the conventional package for semiconductor element accommodation, respectively.

符号の説明Explanation of symbols

1:基体
1a:戴置部
2:側壁
3:入出力部
4:線路導体
4a:外側線路導体
4b:突条
5:ロウ材
5a:メニスカス
6:リード端子
7:半導体素子
8:蓋体
A:半導体素子収納用パッケージ
B:半導体装置
1: Base 1a: Placement part 2: Side wall 3: Input / output part 4: Line conductor 4a: Outer line conductor 4b: Projection 5: Brazing material 5a: Meniscus 6: Lead terminal 7: Semiconductor element 8: Cover A: Semiconductor element storage package B: Semiconductor device

Claims (2)

上面に形成された凹部の底面に半導体素子を載置する載置部を有するセラミックスから成る基体と、該基体の側壁の内外面に互いに対向するように設けられた2つの段差の底面にわたってその中央部に前記側壁を貫通するメタライズ層から成る線路導体が形成されるとともに前記側壁の外面側の前記線路導体にリード端子がロウ付けされる入出力部とを具備しており、前記側壁の外面側の前記段差の底面の前記線路導体上に、上端で前記リード端子を支持する同じ高さのメタライズ法によって形成された突条が前記線路導体の線路方向に垂直な方向に複数設けられ、かつ前記突条を構成する金属粉末の平均粒径が前記線路導体を構成する金属粒子の平均粒径の1.5乃至3倍であることを特徴とする半導体素子収納用パッケージ。 A base made of ceramics having a mounting portion for mounting a semiconductor element on the bottom surface of the recess formed on the upper surface, and the center of the two stepped bottom surfaces provided opposite to the inner and outer surfaces of the side wall of the base A line conductor formed of a metallized layer penetrating the side wall is formed in the portion, and an input / output unit in which a lead terminal is brazed to the line conductor on the outer surface side of the side wall, On the line conductor at the bottom of the step, a plurality of protrusions formed by a metallization method of the same height supporting the lead terminal at the upper end are provided in a direction perpendicular to the line direction of the line conductor, and A package for housing a semiconductor element, characterized in that the average particle size of the metal powder constituting the ridge is 1.5 to 3 times the average particle size of the metal particles constituting the line conductor. 請求項1に記載の半導体素子収納用パッケージと、前記載置部に載置固定されるとともに前記入出力部に電気的に接続された半導体素子と、前記基体の前記側壁の上面に接合された蓋体とを具備したことを特徴とする半導体装置。 The semiconductor element storage package according to claim 1, a semiconductor element mounted and fixed on the mounting portion and electrically connected to the input / output portion, and bonded to the upper surface of the side wall of the base body A semiconductor device comprising a lid.
JP2003304515A 2003-08-28 2003-08-28 Semiconductor element storage package and semiconductor device Expired - Fee Related JP4129212B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2003304515A JP4129212B2 (en) 2003-08-28 2003-08-28 Semiconductor element storage package and semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2003304515A JP4129212B2 (en) 2003-08-28 2003-08-28 Semiconductor element storage package and semiconductor device

Publications (2)

Publication Number Publication Date
JP2005079145A true JP2005079145A (en) 2005-03-24
JP4129212B2 JP4129212B2 (en) 2008-08-06

Family

ID=34408184

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2003304515A Expired - Fee Related JP4129212B2 (en) 2003-08-28 2003-08-28 Semiconductor element storage package and semiconductor device

Country Status (1)

Country Link
JP (1) JP4129212B2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2019062073A (en) * 2017-09-26 2019-04-18 京セラ株式会社 Bonding structure and semiconductor package
WO2020049723A1 (en) * 2018-09-07 2020-03-12 三菱電機株式会社 Optical module

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2019062073A (en) * 2017-09-26 2019-04-18 京セラ株式会社 Bonding structure and semiconductor package
WO2020049723A1 (en) * 2018-09-07 2020-03-12 三菱電機株式会社 Optical module
JPWO2020049723A1 (en) * 2018-09-07 2021-05-13 三菱電機株式会社 Optical module
US11291120B2 (en) 2018-09-07 2022-03-29 Mitsubishi Electric Corporation Optical module
JP7115548B2 (en) 2018-09-07 2022-08-09 三菱電機株式会社 optical module

Also Published As

Publication number Publication date
JP4129212B2 (en) 2008-08-06

Similar Documents

Publication Publication Date Title
JP4129212B2 (en) Semiconductor element storage package and semiconductor device
JPH11102988A (en) Circuit board
JP3404277B2 (en) Package for storing semiconductor elements
JP4571853B2 (en) Wiring board
JP4018991B2 (en) Semiconductor element storage package and semiconductor device
JP2003249598A (en) Package for storing semiconductor element, and semiconductor device
JP2003017604A (en) Package for housing semiconductor element and semiconductor device
KR20150114045A (en) Wire bonding process for printed circuit board and wire bonding structure thereof
JP4364033B2 (en) Wiring board with lead pins
JP3814429B2 (en) Package for storing semiconductor elements
JP4355097B2 (en) Wiring board manufacturing method
JP4105928B2 (en) Wiring board with lead pins
JPH11340347A (en) Package for containing semiconductor element
JP2006203163A (en) Wiring board
JP4511373B2 (en) Electronic component storage package and electronic device
JPH07212010A (en) Hybrid integrated circuit substrate and its manufacture
JPS5961054A (en) Semiconductor device
JP2004349662A (en) Semiconductor element housing package and semiconductor device
JP2000164757A (en) Semiconductor element housing package and mounting structure thereof
JP2004146608A (en) Package for housing semiconductor element and semiconductor device
JP2003224222A (en) Package for containing semiconductor element
JP3872401B2 (en) Wiring board
JP2001237344A (en) Wiring board
JP2006237268A (en) Wiring board
JP2004200416A (en) Wiring board

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20060518

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20080414

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20080422

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20080516

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110523

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110523

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120523

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120523

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130523

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140523

Year of fee payment: 6

LAPS Cancellation because of no payment of annual fees