JP2005056331A - Charging device - Google Patents

Charging device Download PDF

Info

Publication number
JP2005056331A
JP2005056331A JP2003289053A JP2003289053A JP2005056331A JP 2005056331 A JP2005056331 A JP 2005056331A JP 2003289053 A JP2003289053 A JP 2003289053A JP 2003289053 A JP2003289053 A JP 2003289053A JP 2005056331 A JP2005056331 A JP 2005056331A
Authority
JP
Japan
Prior art keywords
pay
detection voltage
pay device
load detection
value
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP2003289053A
Other languages
Japanese (ja)
Inventor
Yoshinori Hashimoto
喜徳 橋本
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Micron Corp
Original Assignee
Micron Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Micron Corp filed Critical Micron Corp
Priority to JP2003289053A priority Critical patent/JP2005056331A/en
Publication of JP2005056331A publication Critical patent/JP2005056331A/en
Withdrawn legal-status Critical Current

Links

Images

Landscapes

  • Coin-Freed Apparatuses For Hiring Articles (AREA)

Abstract

<P>PROBLEM TO BE SOLVED: To solve the problem that incorrect determination is made due to the effect of the waveform of a power line current and the temperature of a rectifying and smoothing circuit. <P>SOLUTION: This charging device for charging for the use of a toll device includes detection means 1-3 for sampling the power line current of the toll device in a predetermined period, and a determining means that compares the values detected by the detection means to a threshold to convert the values into digital values and to determine whether or not the toll device is in use on the basis of the digital values. <P>COPYRIGHT: (C)2005,JPO&NCIPI

Description

本発明はテレビジョン受像機、洗濯機、冷蔵庫などの有料機器の使用に対して課金を行う課金装置に関する。   The present invention relates to a billing apparatus that charges for use of a pay device such as a television receiver, a washing machine, and a refrigerator.

従来、課金装置は、有料機器の電源ライン電流をカレントトランスなどの検知手段で検知し、その検知電圧を整流平滑回路で整流平滑して直流電圧に変換し、この直流電圧の大きさから有料機器が使用中であるか待機状態であるかを判断し、有料機器が使用中である時に課金を行っている。   Conventionally, a billing device detects a power supply line current of a paid device with a detecting means such as a current transformer, and rectifies and smoothes the detected voltage with a rectifying and smoothing circuit to convert the detected voltage into a DC voltage. It is determined whether the device is in use or in a standby state, and charging is performed when the pay device is in use.

上記課金装置では、カレントトランスなどの検知手段の検知電圧を整流平滑回路で整流平滑して直流電圧に変換し、この直流電圧の大きさから有料機器が使用中であるか待機状態であるかを判断するので、電源ライン電流の波形による影響や整流平滑回路の温度による影響を受けて誤った判断をする場合があり、課金を正確に行うことができなかった。   In the above charging device, the detection voltage of a detection means such as a current transformer is rectified and smoothed by a rectifying and smoothing circuit and converted into a DC voltage, and whether the pay device is in use or in a standby state is determined from the magnitude of the DC voltage. Since the determination is made, an incorrect determination may be made due to the influence of the waveform of the power line current or the temperature of the rectifying / smoothing circuit, and charging cannot be performed accurately.

本発明は、電源ライン電流の波形や温度による影響を受けずに課金を行うことができる課金装置を提供することを目的とする。   SUMMARY OF THE INVENTION An object of the present invention is to provide a billing apparatus that can perform billing without being affected by the waveform of the power line current and the temperature.

上記目的を達成するため、請求項1に係る発明は、有料機器の使用に対して課金を行う課金装置において、前記有料機器の電源ライン電流を所定の周期でサンプリングする検知手段と、この検知手段の検知値を閾値と比較してデジタル値に変換し、このデジタル値から前記有料機器が使用中であるか待機状態であるかを判断する判断手段とを備えたものである。   In order to achieve the above object, the invention according to claim 1 is a charging device that charges for use of a pay device, a detection means for sampling a power line current of the pay device at a predetermined period, and the detection means The detection value is compared with a threshold value and converted into a digital value, and from the digital value, determination means for determining whether the pay device is in use or in a standby state is provided.

請求項2に係る発明は、請求項1記載の課金装置において、前記判断手段は前記検知手段の検知値を閾値と比較して2値化し、その2値信号における所定の期間の“1”あるいは“0”の数から前記有料機器が使用中であるか待機状態であるかを判断するものである。   According to a second aspect of the present invention, in the charging apparatus according to the first aspect, the determination unit binarizes the detection value of the detection unit with a threshold value, and “1” of a predetermined period in the binary signal or From the number “0”, it is determined whether the pay device is in use or in a standby state.

本発明によれば、電源ライン電流の波形や温度による影響を受けずに課金を行うことができる。   According to the present invention, billing can be performed without being affected by the waveform of the power line current and the temperature.

図1は本発明の一実施形態である課金装置の一部を示す。テレビジョン受像機、洗濯機、冷蔵庫などの有料機器は、単相の電源ライン(商用電源の電源ライン)に接続され、この電源ラインから供給される電力により使用可能となる。電源ラインから有料機器に供給される電流は、電流検出手段としてのカレントトランス1により検知されて負荷抵抗2により電圧に変換され、ダイオード3により半波整流されて図2に示すような負荷検知電圧として図示しないマイクロコンピュータ(以下CPUという)のAD端子に入力される。なお、カレントトランス1の出力電圧は、全波整流回路で全波整流したり、ハイパスフィルタを通して高周波成分を除去したりしてもよい。   FIG. 1 shows a part of a charging apparatus according to an embodiment of the present invention. Paid devices such as a television receiver, a washing machine, and a refrigerator are connected to a single-phase power line (commercial power supply line) and can be used by power supplied from the power line. The current supplied from the power supply line to the pay device is detected by a current transformer 1 as current detection means, converted into a voltage by a load resistor 2, and half-wave rectified by a diode 3 to be a load detection voltage as shown in FIG. Is input to an AD terminal of a microcomputer (hereinafter referred to as CPU) (not shown). Note that the output voltage of the current transformer 1 may be full-wave rectified by a full-wave rectifier circuit or a high-frequency component may be removed through a high-pass filter.

ダイオード3からの負荷検知電圧は、有料機器の使用中には有料機器の電力使用により図3に示すように大きくなり、有料機器の待機時には有料機器の使用電力が減少することにより図4に示すように小さくなる。図3及び図4において、tは、商用電源の周期であり、商用電源の周波数が50Hzであれば20msとなる。したがって、ダイオード3からの負荷検知電圧がピークとなる時点a、b、cの間隔は20msとなる。   The load detection voltage from the diode 3 increases as shown in FIG. 3 due to the use of the power of the pay device during use of the pay device, and as shown in FIG. It becomes so small. 3 and 4, t is the period of the commercial power supply, and is 20 ms if the frequency of the commercial power supply is 50 Hz. Therefore, the interval between the time points a, b, and c at which the load detection voltage from the diode 3 reaches a peak is 20 ms.

上記CPUは、ダイオード3からの負荷検知電圧を周期的にサンプリングし、A/D変換してデジタル信号(ここでは2値信号)とする。CPUが負荷検知電圧を周期的にサンプリングするサンプリング周期は、ダイオード3からの負荷検知電圧の周期(商用電源の周波数が50Hzであれば20ms)より十分に小さい周期が望ましく、ここでは1msである。上記CPUは、上記負荷検知電圧を“1”、“0”の2値に2値化して上記サンプリング周期を1ビット期間とする“1”、“0”のビットデータに変換するための閾値を設定し、上記負荷検知電圧をA/D変換後に上記閾値と比較して上記閾値より高いか低いかを判断し、その結果(ビット情報)をメモリに蓄積する。   The CPU periodically samples the load detection voltage from the diode 3 and A / D converts it into a digital signal (here, a binary signal). The sampling period at which the CPU periodically samples the load detection voltage is desirably a period sufficiently smaller than the period of the load detection voltage from the diode 3 (20 ms if the frequency of the commercial power supply is 50 Hz), and is 1 ms here. The CPU binarizes the load detection voltage into binary values of “1” and “0”, and sets a threshold value for converting the sampling cycle into bit data of “1” and “0” with the sampling period as one bit period. Then, after the A / D conversion, the load detection voltage is compared with the threshold value to determine whether it is higher or lower than the threshold value, and the result (bit information) is stored in the memory.

図5は有料機器の使用時における負荷検知電圧と、CPUにて該負荷検知電圧をサンプリングタイミングS,S+1,S+2…でサンプリングしてA/D変換した後に閾値と比較して得たビット配列の一例を示す。なお、このビット配列は、負荷検知電圧の周期(商用電源の周波数が50Hzであれば20ms)の1周期以上であることが望ましく、ここでは20ビット配列とした。   FIG. 5 shows the load detection voltage when using a pay device, and the load detection voltage is sampled at sampling timings S, S + 1, S + 2... An example of a bit arrangement is shown. This bit arrangement is preferably at least one period of the load detection voltage period (20 ms if the frequency of the commercial power supply is 50 Hz). Here, the bit arrangement is a 20-bit arrangement.

図6は図5の負荷検知電圧及びビット配列から5ms経過後の有料機器使用時における負荷検知電圧と、CPUにて該負荷検知電圧をサンプリングタイミングS4,S+5,S+6…でサンプリングしてA/D変換した後に閾値と比較して得たビット配列を示す。   FIG. 6 shows the load detection voltage and the load detection voltage when using a pay device after 5 ms from the bit arrangement of FIG. 5 and the load detection voltage is sampled at sampling timings S4, S + 5, S + 6. A bit arrangement obtained by performing A / D conversion and comparing with a threshold value is shown.

図7は有料機器の電流特性などによって有料機器使用時でも“1”が連続しないビット配列の例を示す。
図8は有料機器の待機時(スタンバイ状態時)における負荷検知電圧と、CPUにて該負荷検知電圧をサンプリングタイミングS,S+1,S+2…でサンプリングしてA/D変換した後に閾値と比較して得たビット配列の一例を示す。
FIG. 7 shows an example of a bit arrangement in which “1” does not continue even when a pay device is used due to the current characteristics of the pay device.
FIG. 8 shows the load detection voltage when the pay device is in a standby state (standby state), and the threshold value after the CPU samples the load detection voltage at sampling timings S, S + 1, S + 2,. An example of the bit arrangement obtained by comparing with.

上記CPUは、一定期間毎に、上記メモリに蓄積したビット情報における“1”の数が規定値以上あるか否かを判断し、一定期間のビット情報における“1”の数が規定値以上ある場合には有料機器が使用中であると判定し、一定期間のビット情報における“1”の数が規定値未満である場合には有料機器が待機状態であると判定する。この場合、上記CPUは、一定期間のビット情報における“1”が連続していなくても“1”の数が規定値以上ある場合には有料機器が使用中であると判定する。上記CPUは、有料機器が使用中であると判定した場合には、従来と同様に有料機器に課金して有料機器の使用に対する料金の徴収を行う。   The CPU determines whether or not the number of “1” s in the bit information stored in the memory is greater than or equal to a predetermined value at a certain period, and the number of “1” s in the bit information for a certain period is greater than or equal to the predetermined value. In this case, it is determined that the pay device is in use, and if the number of “1” s in the bit information for a certain period is less than the specified value, it is determined that the pay device is in a standby state. In this case, the CPU determines that the pay device is in use if the number of “1” s exceeds the specified value even if “1” in the bit information for a certain period is not continuous. When it is determined that the pay device is in use, the CPU charges the pay device and collects a charge for the use of the pay device as in the conventional case.

なお、上記規定値は、使用する有料機器の違いにより自由に変更できるものとする。また、上記規定値は、ノイズ等を考慮し、2以上の値から自由に選択して用いることが望ましい。上記規定値を3〜6とすれば、有料機器の使用中と待機状態とを確実に判定することができる。また、高いレスポンスが要求されない場合には、上記CPUは、有料機器の使用中、待機状態の判定の信頼性を高めるために、有料機器の使用中、待機状態の判定を複数回行ってその結果により有料機器の使用中、待機状態を確定してもよい。   Note that the specified value can be freely changed according to the difference in the pay device used. In addition, it is desirable that the specified value is freely selected from two or more values in consideration of noise and the like. If the specified value is 3 to 6, it is possible to reliably determine whether the pay device is in use and in the standby state. In addition, when a high response is not required, the CPU performs the determination of the standby state a plurality of times while using the pay device to increase the reliability of the determination of the standby state while using the pay device. The standby state may be determined during use of the pay device.

この実施形態によれば、有料機器の電源ライン電流を所定の周期でサンプリングする検知手段(カレントトランス1、負荷抵抗2、ダイオード3及びCPU)と、この検知手段の検知値を閾値と比較してデジタル値に変換し、このデジタル値から前記有料機器が使用中であるか待機状態であるかを判断する判断手段(CPU)とを備えたので、電源ライン電流の波形や温度による影響を受けずに課金を行うことができる。   According to this embodiment, the detection means (current transformer 1, load resistor 2, diode 3 and CPU) that samples the power supply line current of the pay device at a predetermined cycle, and the detection value of this detection means are compared with a threshold value. Since it is converted into a digital value and is provided with a judgment means (CPU) for judging whether the paid device is in use or in a standby state from the digital value, it is not affected by the waveform of the power line current or the temperature. Can be charged.

また、判断手段は検知手段の検知値を閾値と比較して2値化し、その2値信号における所定の期間の“1”あるいは“0”の数から有料機器が使用中であるか待機状態であるかを判断することにより、電源ライン電流の波形や温度による影響を受けずに課金を簡単に行うことができる。   In addition, the determination means binarizes the detection value of the detection means with a threshold value, and whether the pay device is in use or in a standby state based on the number of “1” or “0” in the predetermined period in the binary signal. By determining whether there is a charge, it is possible to easily charge without being affected by the waveform of the power line current and the temperature.

本発明はテレビジョン受像機、洗濯機、冷蔵庫などの有料機器の使用に対して課金を行う課金装置に関する。   The present invention relates to a billing apparatus that charges for use of a pay device such as a television receiver, a washing machine, and a refrigerator.

本発明の一実施形態である課金装置の一部を示すブロック図である。It is a block diagram which shows a part of charging apparatus which is one Embodiment of this invention. 同実施形態の負荷検知電圧を示す波形図である。It is a wave form diagram which shows the load detection voltage of the embodiment. 同実施形態の有料機器使用中の負荷検知電圧を示す波形図である。It is a wave form diagram which shows the load detection voltage in using the pay apparatus of the embodiment. 同実施形態の有料機器待機時の負荷検知電圧を示す波形図である。It is a wave form diagram which shows the load detection voltage at the time of pay apparatus standby of the embodiment. 同実施形態の有料機器使用時における負荷検知電圧と、CPUにて該負荷検知電圧をサンプリングしてA/D変換した後に閾値と比較して得たビット配列の一例を示す図である。It is a figure which shows an example of the bit arrangement | sequence obtained by comparing the load detection voltage at the time of use of the pay apparatus of the same embodiment, and a threshold value after sampling the load detection voltage by CPU and performing A / D conversion. 同実施形態で図5の負荷検知電圧及びビット配列から5ms経過後の有料機器使用時における負荷検知電圧と、CPUにて該負荷検知電圧をサンプリングしてA/D変換した後に閾値と比較して得たビット配列を示す図である。In the same embodiment, the load detection voltage when the pay device is used after 5 ms from the load detection voltage and bit arrangement of FIG. 5 is compared with the threshold after the load detection voltage is sampled and A / D converted by the CPU. It is a figure which shows the obtained bit arrangement. 同実施形態で有料機器の電流特性などによって有料機器使用時でも“1”が連続しないビット配列の例を示す図である。It is a figure which shows the example of the bit arrangement | sequence which "1" does not continue even when using a pay apparatus by the current characteristic of a pay apparatus in the same embodiment. 同実施形態で有料機器の待機時における負荷検知電圧と、CPUにて該負荷検知電圧をサンプリングしてA/D変換した後に閾値と比較して得たビット配列の一例を示す図である。It is a figure which shows an example of the bit arrangement | sequence obtained by comparing with the threshold value after sampling the load detection voltage at the time of standby of a pay apparatus in the same embodiment, and A / D-converting this load detection voltage in CPU.

符号の説明Explanation of symbols

1 カレントトランス
2 負荷抵抗
3 ダイオード
1 Current transformer 2 Load resistance 3 Diode

Claims (2)

有料機器の使用に対して課金を行う課金装置において、前記有料機器の電源ライン電流を所定の周期でサンプリングする検知手段と、この検知手段の検知値を閾値と比較してデジタル値に変換し、このデジタル値から前記有料機器が使用中であるか待機状態であるかを判断する判断手段とを備えたことを特徴とする課金装置。   In a billing apparatus that charges for the use of a pay device, a detection means for sampling the power line current of the pay device at a predetermined period, and a detection value of the detection means is compared with a threshold value and converted to a digital value, A billing apparatus comprising: a judging unit for judging whether the pay device is in use or in a standby state from the digital value. 請求項1記載の課金装置において、前記判断手段は前記検知手段の検知値を閾値と比較して2値化し、その2値信号における所定の期間の“1”あるいは“0”の数から前記有料機器が使用中であるか待機状態であるかを判断することを特徴とする課金装置。
2. The billing apparatus according to claim 1, wherein the determination unit binarizes the detection value of the detection unit with a threshold value, and calculates the fee from the number of “1” or “0” in a predetermined period in the binary signal. A charging apparatus for determining whether a device is in use or in a standby state.
JP2003289053A 2003-08-07 2003-08-07 Charging device Withdrawn JP2005056331A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2003289053A JP2005056331A (en) 2003-08-07 2003-08-07 Charging device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2003289053A JP2005056331A (en) 2003-08-07 2003-08-07 Charging device

Publications (1)

Publication Number Publication Date
JP2005056331A true JP2005056331A (en) 2005-03-03

Family

ID=34367511

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2003289053A Withdrawn JP2005056331A (en) 2003-08-07 2003-08-07 Charging device

Country Status (1)

Country Link
JP (1) JP2005056331A (en)

Similar Documents

Publication Publication Date Title
US20160380552A1 (en) Input voltage detection circuit and power supply including the same
US9130473B2 (en) Power factor correction circuit, the control circuit and the method thereof
JP6047330B2 (en) Power supply monitoring circuit, AC / DC converter, and control method for power supply monitoring circuit
CN107957514B (en) Zero-crossing detection device and method and electric appliance
US20100284207A1 (en) AC line signal detection device and method and power supply device
US9543886B2 (en) Short circuit detection circuit and short circuit detection method for multi-phase rectifier at frequency domain
JP2011103737A (en) Power factor improvement type switching power supply device
US10215815B2 (en) Power supply monitoring device, electronic apparatus, and power supply monitoring method
JP2593416B2 (en) Small object detection circuit of high frequency induction heating cooker
EP1359654A2 (en) Electronic fault detector for variable frequency ac systems and circuit breaker incorporating same
KR102129625B1 (en) Referential signal generating circuit and method, and power factor compensation apparatus including the same
JPH11271366A (en) Apparatus for detecting voltage drop
US8022672B2 (en) Charger control circuit and charger control method
JP2005056331A (en) Charging device
EP2955835B1 (en) Short circuit detection circuit and short circuit detection method for multi-phase rectifier at frequency domain
CN110912211B (en) Charging control method and device and terminal equipment
KR20150006307A (en) Switch control device, power supply device comprising the same, and driving method of power supply device
JP2005070901A (en) Method for automatically setting threshold
JP6981191B2 (en) Partial discharge detector
JP5601490B2 (en) AC voltage disconnection detection circuit and power supply device
JPH03189569A (en) Voltage measuring device
JP2733450B2 (en) Power failure detection device
CN118473068A (en) Detection circuit and method for alternating current bus voltage and charger
JPH11237413A (en) Momentary voltage drop detecting circuit
JP6643529B2 (en) Rectifier circuit, converter and electronic equipment

Legal Events

Date Code Title Description
A300 Withdrawal of application because of no request for examination

Free format text: JAPANESE INTERMEDIATE CODE: A300

Effective date: 20061107