JP2005039659A - Device and method for correcting signal - Google Patents

Device and method for correcting signal Download PDF

Info

Publication number
JP2005039659A
JP2005039659A JP2003276098A JP2003276098A JP2005039659A JP 2005039659 A JP2005039659 A JP 2005039659A JP 2003276098 A JP2003276098 A JP 2003276098A JP 2003276098 A JP2003276098 A JP 2003276098A JP 2005039659 A JP2005039659 A JP 2005039659A
Authority
JP
Japan
Prior art keywords
signal
output
input signal
input
unit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2003276098A
Other languages
Japanese (ja)
Inventor
Shuichi Sugi
修一 杉
Shoichi Watanabe
昭一 渡辺
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
KYOSHIN TECHNOSONIC CO Ltd
Original Assignee
KYOSHIN TECHNOSONIC CO Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by KYOSHIN TECHNOSONIC CO Ltd filed Critical KYOSHIN TECHNOSONIC CO Ltd
Priority to JP2003276098A priority Critical patent/JP2005039659A/en
Publication of JP2005039659A publication Critical patent/JP2005039659A/en
Pending legal-status Critical Current

Links

Images

Abstract

<P>PROBLEM TO BE SOLVED: To provide an integrating filter circuit capable of eliminating noise from an input signal with high accuracy while suppressing the deterioration of dynamic resolution of signal components. <P>SOLUTION: A differential signal D(n) between a delay signal Y(n-1) obtained by delaying an output signal Y(n) for a prescribed period of time and an input signal X(n) is calculated. A multiplication signal A(n) obtained by multiplying a nonlinear signal S(n) obtained by performing nonlinear processing of the differential signal D(n) in accordance with amplitude by a cyclic coefficient (a) is added to the input signal X(n) to be the output signal Y(n). Since noise of the input signal X(n) can be detected with high accuracy in accordance with amplitude of the differential signal D(n), the noise can be eliminated from the input signal X(n) with high accuracy and easily while suppressing the deterioration of the dynamic resolution of the signal components. <P>COPYRIGHT: (C)2005,JPO&NCIPI

Description

本発明は、入力信号を補正して出力信号として出力する信号補正装置および信号補正方法に関する。   The present invention relates to a signal correction apparatus and a signal correction method for correcting an input signal and outputting it as an output signal.

従来、この種の信号補正装置としては、画像信号などの入力信号に混入したノイズを入力信号から除去する巡回フィルタを備えた構成が知られている。この巡回フィルタは、出力信号を所定時間遅延させた遅延信号を出力する遅延部を有している。また、遅延部には、この遅延部から出力された遅延信号に巡回係数を乗算して乗算信号として出力する乗算器が接続されている。さらに、この乗算器には、この乗算器にて出力された乗算信号を入力信号に加算して出力信号とする加算器が接続されている(例えば、特許文献1参照。)。
特開平9−284174号公報(第3−4頁、図1)
2. Description of the Related Art Conventionally, as this type of signal correction device, a configuration including a cyclic filter that removes noise mixed in an input signal such as an image signal from the input signal is known. This cyclic filter has a delay unit that outputs a delayed signal obtained by delaying the output signal for a predetermined time. The delay unit is connected to a multiplier that multiplies the delay signal output from the delay unit by a cyclic coefficient and outputs the product as a multiplication signal. Further, an adder is connected to the multiplier to add the multiplication signal output from the multiplier to the input signal to produce an output signal (see, for example, Patent Document 1).
JP-A-9-284174 (page 3-4, FIG. 1)

しかしながら、上述の信号補正装置では、遅延信号に乗算器で巡回係数を乗算した乗算信号を入力信号に加算するだけのため、巡回係数を調整しても本来除去したくない信号成分までもがノイズとともに除去され、信号成分の動解像度が低下するおそれがあるという問題点を有している。   However, since the signal correction apparatus described above only adds the multiplied signal obtained by multiplying the delayed signal by the cyclic coefficient by the multiplier to the input signal, even the signal component that is not originally removed even if the cyclic coefficient is adjusted is noisy. In addition, there is a problem that the dynamic resolution of the signal component may be reduced.

本発明はこのような点に鑑みなされたもので、信号成分の動解像度の低下を抑制しつつ入力信号からノイズを精度よく除去できる信号補正装置を提供することを目的とする。   The present invention has been made in view of these points, and an object of the present invention is to provide a signal correction apparatus that can accurately remove noise from an input signal while suppressing a decrease in dynamic resolution of signal components.

請求項1記載の信号補正装置は、信号成分およびノイズを有する入力信号を補正して出力信号として出力する信号補正装置であって、出力信号を所定時間遅延させた遅延信号を出力する遅延部と、この遅延部から出力された前記遅延信号と前記入力信号との差分信号を算出する減算部と、この減算部で算出された前記差分信号を振幅に応じて非線形処理して非線形信号として出力する非線形処理部と、この非線形処理部から出力された前記非線形信号に巡回係数を乗算して乗算信号として出力する乗算部と、この乗算部から出力された前記乗算信号を前記入力信号に加算して出力信号とする加算部とを具備したものである。   The signal correction device according to claim 1 is a signal correction device that corrects an input signal having a signal component and noise and outputs the signal as an output signal, and a delay unit that outputs a delay signal obtained by delaying the output signal by a predetermined time; A subtractor for calculating a differential signal between the delayed signal output from the delay unit and the input signal; and a non-linear process on the differential signal calculated by the subtractor according to the amplitude and outputting the result as a non-linear signal A non-linear processing unit, a multiplying unit that multiplies the non-linear signal output from the non-linear processing unit by a cyclic coefficient and outputs the result as a multiplication signal, and adds the multiplication signal output from the multiplication unit to the input signal. And an adder that serves as an output signal.

そして、遅延部で所定時間遅延された遅延信号と入力信号との差分信号を、この差分信号の振幅に応じて非線形処理部で非線形処理するとともに乗算部で巡回係数を乗算し加算部で入力信号に加算して出力信号とすることで、入力信号のノイズを差分信号の振幅に応じて精度よく検出可能になるので、信号成分の動解像度の低下を抑制しつつ入力信号からノイズを精度よく除去することが容易に可能になる。   Then, the differential signal between the delay signal delayed by a predetermined time by the delay unit and the input signal is subjected to nonlinear processing by the nonlinear processing unit according to the amplitude of the difference signal, the multiplication unit is multiplied by the cyclic coefficient, and the input signal is input by the addition unit. By adding to the output signal, the noise of the input signal can be accurately detected according to the amplitude of the difference signal, so that the noise can be accurately removed from the input signal while suppressing the decrease in dynamic resolution of the signal component. Can easily be done.

請求項2記載の信号補正装置は、請求項1記載の信号補正装置において、非線形処理部は、遅延部で遅延された遅延信号と入力信号との差分信号にε関数を乗算して出力するものである。   The signal correction device according to claim 2 is the signal correction device according to claim 1, wherein the nonlinear processing unit multiplies the difference signal between the delayed signal delayed by the delay unit and the input signal by an ε function and outputs the resultant signal. It is.

そして、差分信号にε関数を乗算することで、入力信号から除去するノイズの振幅をε関数に応じて任意に設定することが可能になるので、信号成分の動解像度の低下を抑制しつつ入力信号からノイズを、より精度よく除去することが容易に可能になる。   Then, by multiplying the difference signal by the ε function, it is possible to arbitrarily set the amplitude of noise to be removed from the input signal according to the ε function. It is possible to easily remove noise from the signal with higher accuracy.

請求項3記載の信号補正方法は、信号成分およびノイズを有する入力信号を補正して出力信号として出力する信号補正方法であって、出力信号を所定時間遅延させ、この遅延された前記出力信号と前記入力信号との差分信号を非線形処理し、この非線形処理された前記差分信号に巡回係数を乗算して前記入力信号に加算して出力信号とするものである。   The signal correction method according to claim 3 is a signal correction method for correcting an input signal having a signal component and noise and outputting the output signal as an output signal, delaying the output signal for a predetermined time, and the delayed output signal and The differential signal with respect to the input signal is subjected to nonlinear processing, the differential signal subjected to the nonlinear processing is multiplied by a cyclic coefficient and added to the input signal to obtain an output signal.

そして、所定時間遅延された出力信号と入力信号との差分信号を、この差分信号の振幅に応じて非線形処理するとともに巡回処理部で巡回係数を乗算して入力信号に加算して出力信号とすることで、入力信号のノイズを差分信号の振幅に応じて精度よく検出可能になるので、信号成分の動解像度の低下を抑制しつつ入力信号からノイズを精度よく除去することが容易に可能になる。   Then, the differential signal between the output signal delayed by a predetermined time and the input signal is nonlinearly processed according to the amplitude of the differential signal, and the cyclic processing unit multiplies the cyclic coefficient to add to the input signal to obtain the output signal. As a result, the noise of the input signal can be accurately detected in accordance with the amplitude of the differential signal, so that it is possible to easily remove the noise from the input signal while suppressing a decrease in the dynamic resolution of the signal component. .

請求項4記載の信号補正方法は、請求項3記載の信号補正方法において、遅延された出力信号と入力信号との差分信号を非線形処理する際に、ε関数を乗算するものである。   A signal correction method according to a fourth aspect is the signal correction method according to the third aspect, wherein the differential signal between the delayed output signal and the input signal is subjected to non-linear processing and multiplied by an ε function.

そして、差分信号にε関数を乗算することで、入力信号から除去するノイズの振幅をε関数に応じて任意に設定することが可能になるので、信号成分の動解像度の低下を抑制しつつ入力信号からノイズを、より精度よく除去することが容易に可能になる。   Then, by multiplying the difference signal by the ε function, it is possible to arbitrarily set the amplitude of noise to be removed from the input signal according to the ε function. It is possible to easily remove noise from the signal with higher accuracy.

請求項1記載の信号補正装置によれば、遅延部で所定時間遅延された遅延信号と入力信号との差分信号を、この差分信号の振幅に応じて非線形処理部で非線形処理するとともに乗算部で巡回係数を乗算し加算部で入力信号に加算して出力信号とすることで、入力信号のノイズを差分信号の振幅に応じて精度よく検出できるので、信号成分の動解像度の低下を抑制しつつ入力信号からノイズを精度よく、かつ容易に除去できる。   According to the signal correction device of the first aspect, the differential signal between the delay signal delayed by the delay unit for a predetermined time and the input signal is nonlinearly processed by the nonlinear processor according to the amplitude of the difference signal, and the multiplier By multiplying the cyclic coefficient and adding it to the input signal by the adder to produce an output signal, the noise of the input signal can be accurately detected according to the amplitude of the differential signal, while suppressing the reduction in the dynamic resolution of the signal component Noise can be accurately and easily removed from the input signal.

請求項2記載の信号補正装置によれば、請求項1記載の信号補正装置の効果に加えて、差分信号にε関数を乗算することで、入力信号から除去するノイズの振幅をε関数に応じて任意に設定できるので、信号成分の動解像度の低下を抑制しつつ入力信号からノイズを、より精度よく、かつ容易に除去できる。   According to the signal correction apparatus of the second aspect, in addition to the effect of the signal correction apparatus of the first aspect, the difference signal is multiplied by the ε function, whereby the amplitude of noise to be removed from the input signal is determined according to the ε function. Therefore, noise can be removed from the input signal more accurately and easily while suppressing a decrease in the dynamic resolution of the signal component.

請求項3記載の信号補正方法によれば、所定時間遅延された出力信号と入力信号との差分信号を、この差分信号の振幅に応じて非線形処理するとともに巡回処理部で巡回係数を乗算して入力信号に加算して出力信号とすることで、入力信号のノイズを差分信号の振幅に応じて精度よく検出できるので、信号成分の動解像度の低下を抑制しつつ入力信号からノイズを精度よく、かつ容易に除去できる。   According to the signal correction method of the third aspect, the differential signal between the output signal delayed by a predetermined time and the input signal is nonlinearly processed according to the amplitude of the differential signal, and the cyclic processing unit multiplies the cyclic coefficient. By adding the input signal to the output signal, the noise of the input signal can be accurately detected according to the amplitude of the difference signal, so the noise from the input signal can be accurately detected while suppressing the decrease in the dynamic resolution of the signal component. And can be easily removed.

請求項4記載の信号補正方法によれば、請求項3記載の信号補正方法の効果に加えて、差分信号にε関数を乗算することで、入力信号から除去するノイズの振幅をε関数に応じて任意に設定できるので、信号成分の動解像度の低下を抑制しつつ入力信号からノイズを、より精度よく、かつ容易に除去できる。   According to the signal correction method of the fourth aspect, in addition to the effect of the signal correction method according to the third aspect, the difference signal is multiplied by the ε function so that the amplitude of noise to be removed from the input signal depends on the ε function. Therefore, noise can be removed from the input signal more accurately and easily while suppressing a decrease in the dynamic resolution of the signal component.

以下、本発明の信号補正装置の一実施の形態の構成を図面を参照して説明する。   Hereinafter, the configuration of an embodiment of a signal correction apparatus of the present invention will be described with reference to the drawings.

図1において、1は信号補正装置としての積分フィルタ回路であり、この積分フィルタ回路1は、例えばハードディスクレコーダなどの画像信号記録再生装置などに用いられ、映像信号などの時間軸(フレーム/フィールド)方向に投入されて、この映像信号などの信号を補正して出力するものである。   In FIG. 1, reference numeral 1 denotes an integration filter circuit as a signal correction device. The integration filter circuit 1 is used in an image signal recording / reproducing device such as a hard disk recorder, for example, and is used for a time axis (frame / field) of a video signal or the like. The signal is input in the direction, and the video signal or the like is corrected and output.

そして、積分フィルタ回路1は、信号成分およびノイズを有する入力信号X[n]が入力される入力端子などの入力部2と、出力信号Y[n]が出力される出力端子などの出力部3とを備えている。   The integration filter circuit 1 includes an input unit 2 such as an input terminal to which an input signal X [n] having a signal component and noise is input, and an output unit 3 such as an output terminal from which the output signal Y [n] is output. And.

入力部2には、減算部4が接続され、この減算部4には、出力信号Y[n]を、所定時間、例えば1フレーム分遅延させた遅延信号Y[n−1]を出力する遅延部5が接続されている。そして、この減算部4は、入力部2からの入力信号X[n]と遅延信号Y[n−1]との差分信号D[n]を出力する。すなわち、D[n]=Y[n−1]−X[n]である。   A subtracting unit 4 is connected to the input unit 2, and the subtracting unit 4 outputs a delay signal Y [n-1] obtained by delaying the output signal Y [n] by a predetermined time, for example, one frame. Part 5 is connected. The subtracting unit 4 outputs a difference signal D [n] between the input signal X [n] from the input unit 2 and the delayed signal Y [n−1]. That is, D [n] = Y [n−1] −X [n].

さらに、減算部4には、差分信号D[n]を非線形処理した非線形信号S[n]を出力する非線形処理部6が接続されている。この非線形処理部6は、例えばε(イプシロン)関数を差分信号D[n]に乗算するものである。すなわち、S[n]=ε×D[n]=ε×(Y[n−1]−X[n])である。ここで、ε関数とは、任意の閾値Cに対して|ε|≦Cを満たす非線形関数をいう。なお、本実施の形態において、ε関数は、例えば入力信号X[n]の信号振幅が8bitでの2の補数表現によるデジタル信号、すなわち−128〜127のとき、図2に示す関数となるように設定する。   Further, the subtracting unit 4 is connected to a non-linear processing unit 6 that outputs a non-linear signal S [n] obtained by performing non-linear processing on the difference signal D [n]. The nonlinear processing unit 6 multiplies the difference signal D [n] by, for example, an ε (epsilon) function. That is, S [n] = ε × D [n] = ε × (Y [n−1] −X [n]). Here, the ε function refers to a nonlinear function that satisfies | ε | ≦ C with respect to an arbitrary threshold value C. In the present embodiment, for example, when the signal amplitude of the input signal X [n] is 8 bits, the ε function is a digital signal expressed by two's complement, that is, −128 to 127, so that the function is as shown in FIG. Set to.

また、非線形処理部6は、非線形信号S[n]に巡回係数aを乗算した乗算信号A[n]を出力する乗算部7に接続されている。すなわち、A[n]=a×S[n]=a×ε×D[n]=a×ε×(Y[n−1]−X[n])である。ここで、巡回係数aは0以上1以下の数とする。すなわち0≦a≦1である。   The nonlinear processing unit 6 is connected to a multiplication unit 7 that outputs a multiplication signal A [n] obtained by multiplying the nonlinear signal S [n] by a cyclic coefficient a. That is, A [n] = a × S [n] = a × ε × D [n] = a × ε × (Y [n−1] −X [n]). Here, the cyclic coefficient a is a number between 0 and 1. That is, 0 ≦ a ≦ 1.

そして、乗算部7には、乗算信号A[n]と入力信号X[n]とを加算して出力信号Y[n]として出力部3に出力する加算部8が接続されている。すなわち、差分方程式は、Y[n]=A[n]+X[n]=a×ε×(Y[n−1]−X[n])+X[n]となる。   The multiplication unit 7 is connected to an addition unit 8 that adds the multiplication signal A [n] and the input signal X [n] and outputs the result to the output unit 3 as an output signal Y [n]. That is, the difference equation is Y [n] = A [n] + X [n] = a × ε × (Y [n−1] −X [n]) + X [n].

このため、積分フィルタ回路1は、図3に示すようなフィルタ特性となり、伝達関数H(z)が、H(z)=(1−a×ε)/(1−a×ε×z-1)で表される。 Therefore, the integral filter circuit 1 has a filter characteristic as shown in FIG. 3, and the transfer function H (z) is H (z) = (1−a × ε) / (1−a × ε × z −1). ).

次に、上記一実施の形態の動作を説明する。   Next, the operation of the above embodiment will be described.

まず、出力信号Y[n]を遅延部5により1フレーム分遅延して遅延信号Y[n−1]を算出し、この遅延信号Y[n−1]から入力部2に入力された入力信号X[n]を減算部4にて減算して差分信号D[n]として非線形処理部6に出力する。すなわち、D[n]=Y[n−1]−X[n]で差分信号D[n]を算出する。   First, the output signal Y [n] is delayed by one frame by the delay unit 5 to calculate the delay signal Y [n−1], and the input signal input to the input unit 2 from the delay signal Y [n−1]. X [n] is subtracted by the subtracting unit 4 and output to the nonlinear processing unit 6 as a differential signal D [n]. That is, the difference signal D [n] is calculated by D [n] = Y [n−1] −X [n].

次いで、この非線形処理部6で、差分信号D[n]を非線形処理、例えば差分信号D[n]にε関数を乗算して非線形信号S[n]として乗算部7に出力する。すなわち、S[n]=ε×D[n]で非線形信号S[n]を算出する。   Next, the non-linear processing unit 6 performs non-linear processing on the differential signal D [n], for example, multiplies the differential signal D [n] by the ε function and outputs the result to the multiplying unit 7 as a non-linear signal S [n]. That is, the nonlinear signal S [n] is calculated by S [n] = ε × D [n].

さらに、乗算部7で、非線形信号S[n]に巡回係数aを乗算して乗算信号A[n]として加算部8に出力する。すなわち、A[n]=a×S[n]で乗算信号A[n]を算出する。   Further, the multiplication unit 7 multiplies the nonlinear signal S [n] by the cyclic coefficient a and outputs the multiplication signal A [n] to the addition unit 8. That is, the multiplication signal A [n] is calculated by A [n] = a × S [n].

そして、加算部8で、乗算信号A[n]と入力信号X[n]とを加算して出力信号Y[n]として出力部3から出力する。すなわち、Y[n]=A[n]+X[n]で出力信号Y[n]を算出する。   Then, the adder 8 adds the multiplication signal A [n] and the input signal X [n] and outputs the result as an output signal Y [n] from the output unit 3. That is, the output signal Y [n] is calculated by Y [n] = A [n] + X [n].

上述したように、上記一実施の形態では、遅延部5で1フレーム分遅延された遅延信号Y[n−1]と入力信号X[n]との差分信号D[n]を、この差分信号D[n]の振幅に応じて非線形処理部6で非線形処理するとともに乗算部7で巡回係数aを乗算し加算部8で入力信号X[n]に加算して出力信号Y[n]とした。   As described above, in the above embodiment, the differential signal D [n] between the delayed signal Y [n−1] delayed by the delay unit 5 by one frame and the input signal X [n] is used as the differential signal. The nonlinear processing unit 6 performs nonlinear processing according to the amplitude of D [n], the multiplication unit 7 multiplies the cyclic coefficient a, and the addition unit 8 adds to the input signal X [n] to obtain the output signal Y [n]. .

この結果、入力信号X[n]から低減したい時間軸方向の所望のノイズの振幅に応じて巡回係数aと非線形処理とを設定することにより、入力信号X[n]のノイズを差分信号D[n]の振幅に応じて精度よく検出できるので、入力信号X[n]の信号成分の動解像度、すなわちf特の低下を抑制しつつ入力信号X[n]から時間軸方向のノイズを精度よく、かつ容易に除去できる。   As a result, by setting the cyclic coefficient a and the non-linear processing according to the desired noise amplitude in the time axis direction to be reduced from the input signal X [n], the noise of the input signal X [n] is changed to the difference signal D [ n] can be detected accurately according to the amplitude of n], so that the dynamic resolution of the signal component of the input signal X [n], that is, the noise in the time axis direction from the input signal X [n] is accurately suppressed while suppressing a decrease in the f characteristic. And can be easily removed.

また、非線形処理部6での非線形処理として差分信号D[n]にε関数を乗算することで、積分フィルタ回路1は、ε関数の入力閾値までは巡回係数aで決定されるf特を有し、ε関数の入力閾値を超える振幅の信号に対しては作用しない。この結果、巡回係数aとε関数の入出力の閾値とで、入力信号振幅に対して高周波成分のf特を調整でき、入力信号X[n]から除去するノイズの振幅をε関数に応じて任意に設定できるので、入力信号X[n]の信号成分のf特の低下を抑制しつつ入力信号X[n]からノイズを、より精度よく、かつ容易に除去できる。   In addition, by multiplying the differential signal D [n] by the ε function as the nonlinear processing in the nonlinear processing unit 6, the integral filter circuit 1 has an f characteristic determined by the cyclic coefficient a up to the input threshold of the ε function. However, it does not act on a signal having an amplitude exceeding the input threshold value of the ε function. As a result, the f characteristic of the high frequency component can be adjusted with respect to the input signal amplitude by the cyclic coefficient a and the input / output threshold value of the ε function, and the amplitude of noise to be removed from the input signal X [n] can be adjusted according to the ε function. Since it can be set arbitrarily, noise can be removed from the input signal X [n] more accurately and easily while suppressing the f-characteristic drop of the signal component of the input signal X [n].

特に、入力信号X[n]が映像信号である場合には、ε関数の設定値により、時間軸方向での入力信号X[n]の振幅変化を切り分けて、f特を任意に調整できる。   In particular, when the input signal X [n] is a video signal, the f characteristic can be arbitrarily adjusted by separating the amplitude change of the input signal X [n] in the time axis direction according to the set value of the ε function.

そして、上記一実施の形態の積分フィルタ回路1を例えば肌色検出回路などと組み合わせ、肌色を検出したエリアの巡回係数aを1とすることで、映像信号中の人間の顔に対する動解像度などをも向上できる。   The integration filter circuit 1 of the above embodiment is combined with, for example, a skin color detection circuit, and the cyclic coefficient a of the area where the skin color is detected is set to 1, so that the dynamic resolution with respect to the human face in the video signal can be obtained. It can be improved.

なお、上記一実施の形態において、非線形処理部6は、ε関数以外の非線形関数を用いて非線形処理をすることも可能である。   In the above embodiment, the nonlinear processing unit 6 can also perform nonlinear processing using a nonlinear function other than the ε function.

また、ε関数は、他の様々な閾値のものを用いることが可能である。   Also, the ε function can be used with various other threshold values.

さらに、上記一実施の形態では、積分フィルタ回路1をデジタル回路としたが、CCD遅延線などを利用して水平走査時間までの時定数を調整するなどして、遅延素子の遅延時間の範囲内で同様の処理をするアナログ回路を構築することも可能である。   Furthermore, in the above embodiment, the integration filter circuit 1 is a digital circuit. However, the time constant until the horizontal scanning time is adjusted by using a CCD delay line or the like, so that it is within the delay time range of the delay element. It is also possible to construct an analog circuit that performs the same processing.

本発明の信号補正装置の一実施の形態を示すブロック図である。It is a block diagram which shows one Embodiment of the signal correction apparatus of this invention. 同上ε関数の入出力特性の一例を示すグラフである。It is a graph which shows an example of the input-output characteristic of an epsilon function same as the above. 同上信号補正装置の特性を示すグラフである。It is a graph which shows the characteristic of a signal correction apparatus same as the above.

符号の説明Explanation of symbols

1 信号補正装置としての積分フィルタ回路
4 減算部
5 遅延部
6 非線形処理部
7 乗算部
8 加算部
DESCRIPTION OF SYMBOLS 1 Integral filter circuit as signal correction device 4 Subtraction unit 5 Delay unit 6 Non-linear processing unit 7 Multiplication unit 8 Addition unit

Claims (4)

信号成分およびノイズを有する入力信号を補正して出力信号として出力する信号補正装置であって、
出力信号を所定時間遅延させた遅延信号を出力する遅延部と、
この遅延部から出力された前記遅延信号と前記入力信号との差分信号を算出する減算部と、
この減算部で算出された前記差分信号を振幅に応じて非線形処理して非線形信号として出力する非線形処理部と、
この非線形処理部から出力された前記非線形信号に巡回係数を乗算して乗算信号として出力する乗算部と、
この乗算部から出力された前記乗算信号を前記入力信号に加算して出力信号とする加算部と
を具備したことを特徴とした信号補正装置。
A signal correction device that corrects an input signal having a signal component and noise and outputs it as an output signal,
A delay unit that outputs a delayed signal obtained by delaying the output signal for a predetermined time;
A subtractor for calculating a difference signal between the delayed signal and the input signal output from the delay unit;
A non-linear processing unit that non-linearly processes the difference signal calculated by the subtracting unit according to an amplitude and outputs the non-linear signal;
A multiplication unit that multiplies the nonlinear signal output from the nonlinear processing unit by a cyclic coefficient and outputs the multiplication signal;
A signal correction apparatus comprising: an addition unit that adds the multiplication signal output from the multiplication unit to the input signal to generate an output signal.
非線形処理部は、遅延部から出力された遅延信号と入力信号との差分信号にε関数を乗算して非線形信号として出力する
ことを特徴とした請求項1記載の信号補正装置。
The signal correction apparatus according to claim 1, wherein the nonlinear processing unit multiplies the difference signal between the delay signal output from the delay unit and the input signal by an ε function and outputs the result as a nonlinear signal.
信号成分およびノイズを有する入力信号を補正して出力信号として出力する信号補正方法であって、
出力信号を所定時間遅延させ、
この遅延された前記出力信号と前記入力信号との差分信号を非線形処理し、
この非線形処理された前記差分信号に巡回係数を乗算して前記入力信号に加算して出力信号とする
ことを特徴とした信号補正方法。
A signal correction method for correcting an input signal having a signal component and noise and outputting it as an output signal,
Delay the output signal for a predetermined time,
Non-linear processing of the differential signal between the delayed output signal and the input signal,
A signal correction method characterized by multiplying the non-linearly processed difference signal by a cyclic coefficient and adding it to the input signal to produce an output signal.
遅延された出力信号と入力信号との差分信号を非線形処理する際に、ε関数を乗算する
ことを特徴とした請求項3記載の信号補正方法。
The signal correction method according to claim 3, wherein when the difference signal between the delayed output signal and the input signal is subjected to nonlinear processing, an ε function is multiplied.
JP2003276098A 2003-07-17 2003-07-17 Device and method for correcting signal Pending JP2005039659A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2003276098A JP2005039659A (en) 2003-07-17 2003-07-17 Device and method for correcting signal

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2003276098A JP2005039659A (en) 2003-07-17 2003-07-17 Device and method for correcting signal

Publications (1)

Publication Number Publication Date
JP2005039659A true JP2005039659A (en) 2005-02-10

Family

ID=34212527

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2003276098A Pending JP2005039659A (en) 2003-07-17 2003-07-17 Device and method for correcting signal

Country Status (1)

Country Link
JP (1) JP2005039659A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008160724A (en) * 2006-12-26 2008-07-10 Toshiba Corp Video signal processing apparatus and video signal processing method, and broadcast receiver
JP2008252760A (en) * 2007-03-30 2008-10-16 Sony Corp Video signal processor and video signal processing method

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008160724A (en) * 2006-12-26 2008-07-10 Toshiba Corp Video signal processing apparatus and video signal processing method, and broadcast receiver
JP2008252760A (en) * 2007-03-30 2008-10-16 Sony Corp Video signal processor and video signal processing method

Similar Documents

Publication Publication Date Title
JP3863294B2 (en) Noise reduction signal processing circuit and video display device
US5930402A (en) Method and device for local contrast enhancement of video signal
JP4682866B2 (en) Signal processing apparatus and signal processing method
TWI309113B (en)
JP2007188391A (en) Image processor, image processing method, program for image processing method, and recording medium with the program recorded thereon
JP2006279656A (en) Image processing apparatus
KR930003567B1 (en) Ghost cancelling system
JP4571607B2 (en) Noise reduction apparatus and method
JP2002033942A (en) Method for suppressing noise in image signal, and image signal processor using the noise-suppressing method
JP2005039659A (en) Device and method for correcting signal
JP4571605B2 (en) Noise reduction apparatus and method
JP4085739B2 (en) Noise removal circuit
JP2626536B2 (en) Ringing removal device
JP2005191895A (en) Video signal processor, video signal processing method and video signal processing program
JP6462895B2 (en) Outline enhancement processing circuit, outline enhancement processing method, and television camera
JP6031993B2 (en) Image processing apparatus and image processing method
JPS62290268A (en) Noise eliminator
JP2979712B2 (en) Filter device
JP2760257B2 (en) Contour correction circuit
JP2005204096A (en) Circuit for correcting image quality
JP2538592B2 (en) Recursive noise reduction device
JP2899001B2 (en) Digital signal processing method
WO2010070731A1 (en) Video signal processing device, video display device, video signal processing method, program thereof, and recording medium containing the program
JPH01194577A (en) Noise reducing circuit
JPH11243496A (en) Contour emphasizing circuit