JP2004538710A5 - - Google Patents

Download PDF

Info

Publication number
JP2004538710A5
JP2004538710A5 JP2003520104A JP2003520104A JP2004538710A5 JP 2004538710 A5 JP2004538710 A5 JP 2004538710A5 JP 2003520104 A JP2003520104 A JP 2003520104A JP 2003520104 A JP2003520104 A JP 2003520104A JP 2004538710 A5 JP2004538710 A5 JP 2004538710A5
Authority
JP
Japan
Prior art keywords
complex
code
bit
instruction
value
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2003520104A
Other languages
English (en)
Japanese (ja)
Other versions
JP2004538710A (ja
Filing date
Publication date
Priority claimed from US09/925,889 external-priority patent/US7333530B1/en
Application filed filed Critical
Publication of JP2004538710A publication Critical patent/JP2004538710A/ja
Publication of JP2004538710A5 publication Critical patent/JP2004538710A5/ja
Pending legal-status Critical Current

Links

JP2003520104A 2001-08-06 2002-08-06 ディジタル信号プロセッサにおける逆拡散信号回復 Pending JP2004538710A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/925,889 US7333530B1 (en) 2001-08-06 2001-08-06 Despread signal recovery in digital signal processors
PCT/US2002/024702 WO2003015305A1 (en) 2001-08-06 2002-08-06 Despread signal recovery in digital signal processors

Publications (2)

Publication Number Publication Date
JP2004538710A JP2004538710A (ja) 2004-12-24
JP2004538710A5 true JP2004538710A5 (cg-RX-API-DMAC10.html) 2006-01-05

Family

ID=25452394

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2003520104A Pending JP2004538710A (ja) 2001-08-06 2002-08-06 ディジタル信号プロセッサにおける逆拡散信号回復

Country Status (5)

Country Link
US (1) US7333530B1 (cg-RX-API-DMAC10.html)
EP (1) EP1421708A4 (cg-RX-API-DMAC10.html)
JP (1) JP2004538710A (cg-RX-API-DMAC10.html)
CN (1) CN1561581B (cg-RX-API-DMAC10.html)
WO (1) WO2003015305A1 (cg-RX-API-DMAC10.html)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10827043B2 (en) * 2018-04-04 2020-11-03 Hall Labs Llc Normalization of communication between devices

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3212213B2 (ja) * 1994-03-16 2001-09-25 株式会社日立製作所 データ処理装置
ZA965340B (en) * 1995-06-30 1997-01-27 Interdigital Tech Corp Code division multiple access (cdma) communication system
US6385634B1 (en) * 1995-08-31 2002-05-07 Intel Corporation Method for performing multiply-add operations on packed data
US5872810A (en) * 1996-01-26 1999-02-16 Imec Co. Programmable modem apparatus for transmitting and receiving digital data, design method and use method for said modem
US5930230A (en) 1996-05-28 1999-07-27 Qualcomm Incorporated High data rate CDMA wireless communication system
US6680928B1 (en) * 1997-07-22 2004-01-20 Ericsson Inc. Communications system and method for multi-carrier orthogonal coding
US6366607B1 (en) * 1998-05-14 2002-04-02 Interdigital Technology Corporation Processing for improved performance and reduced pilot
US6618431B1 (en) * 1998-12-31 2003-09-09 Texas Instruments Incorporated Processor-based method for the acquisition and despreading of spread-spectrum/CDMA signals
US6606684B1 (en) * 2000-03-31 2003-08-12 Intel Corporation Multi-tiered memory bank having different data buffer sizes with a programmable bank select
US6879576B1 (en) * 2000-09-06 2005-04-12 Qualcomm Incorporated Method and apparatus for processing a physical channel with partial transport format information
US7072929B2 (en) * 2000-11-01 2006-07-04 Pts Corporation Methods and apparatus for efficient complex long multiplication and covariance matrix implementation
US6934728B2 (en) * 2001-06-01 2005-08-23 Microchip Technology Incorporated Euclidean distance instructions
US6922716B2 (en) * 2001-07-13 2005-07-26 Motorola, Inc. Method and apparatus for vector processing

Similar Documents

Publication Publication Date Title
Raihan et al. Modeling deep learning accelerator enabled gpus
CN107729989B (zh) 一种用于执行人工神经网络正向运算的装置及方法
CN111213125B (zh) 使用simd指令进行高效的直接卷积
US9164763B2 (en) Single instruction group information processing apparatus for dynamically performing transient processing associated with a repeat instruction
JP5647859B2 (ja) 乗累算演算を実行するための装置および方法
US8443170B2 (en) Apparatus and method for performing SIMD multiply-accumulate operations
JP3790619B2 (ja) 正値化処理及び飽和演算処理からなる丸め処理を好適に行うことができるプロセッサ
CN113743599A (zh) 一种卷积神经网络的运算装置及服务器
JP7292297B2 (ja) 確率的丸めロジック
JP4349265B2 (ja) プロセッサ
CN109144469B (zh) 流水线结构神经网络矩阵运算架构及方法
US20100077187A1 (en) System and Method to Execute a Linear Feedback-Shift Instruction
CN101981542B (zh) 多项式数据处理运算
EP1087534A1 (en) Method and apparatus for calculation of cyclic redundancy check
CN109032666B (zh) 一种用于向量处理的确定断言活跃元素个数的方法和装置
JP3723115B2 (ja) 単一命令多重データ処理
CN111459546A (zh) 一种实现操作数位宽可变的装置及方法
JPH07253888A (ja) データ処理装置
EP2542963B1 (en) System and method of processing hierarchical very long instruction packets
CN116258185A (zh) 一种处理器、可变精度的卷积网络计算方法和计算设备
CN101217673B (zh) 由带交叉格式到带分离格式的格式转换设备
JP2003216411A5 (cg-RX-API-DMAC10.html)
CN111857651B (zh) 用多比特加法器并行进行多个少比特加法的方法及应用
JP3014356B2 (ja) Ｍｐｅｇ−ｉｉオーディオ符号化装置
JP4873546B2 (ja) データ処理装置、データ処理方法