JP2004507164A - 新しいスイッチ・ファブリック・チップセット・システムおよび方法 - Google Patents

新しいスイッチ・ファブリック・チップセット・システムおよび方法 Download PDF

Info

Publication number
JP2004507164A
JP2004507164A JP2002520494A JP2002520494A JP2004507164A JP 2004507164 A JP2004507164 A JP 2004507164A JP 2002520494 A JP2002520494 A JP 2002520494A JP 2002520494 A JP2002520494 A JP 2002520494A JP 2004507164 A JP2004507164 A JP 2004507164A
Authority
JP
Japan
Prior art keywords
packet
switch fabric
port
switch
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2002520494A
Other languages
English (en)
Japanese (ja)
Other versions
JP2004507164A5 (cg-RX-API-DMAC7.html
Inventor
チャン，ユー−スン
イィ，ジュ−ホワン
カン，ムー−キュン
Original Assignee
パイオン・カンパニー・リミテッド
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by パイオン・カンパニー・リミテッド filed Critical パイオン・カンパニー・リミテッド
Publication of JP2004507164A publication Critical patent/JP2004507164A/ja
Publication of JP2004507164A5 publication Critical patent/JP2004507164A5/ja
Pending legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00—Traffic control in data switching networks
    • H04L47/10—Flow control; Congestion control
    • H04L47/26—Flow control; Congestion control using explicit feedback to the source, e.g. choke packets
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00—Traffic control in data switching networks
    • H04L47/10—Flow control; Congestion control
    • H04L47/24—Traffic characterised by specific attributes, e.g. priority or QoS
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00—Traffic control in data switching networks
    • H04L47/10—Flow control; Congestion control
    • H04L47/33—Flow control; Congestion control using forward notification
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/25—Routing or path finding in a switch fabric
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/90—Buffering arrangements
    • H04L49/9021—Plurality of buffers per packet
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/10—Packet switching elements characterised by the switching fabric construction
    • H04L49/101—Packet switching elements characterised by the switching fabric construction using crossbar or matrix
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/20—Support for services
    • H04L49/205—Quality of Service based
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/30—Peripheral units, e.g. input or output ports
    • H04L49/3018—Input queuing
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/30—Peripheral units, e.g. input or output ports
    • H04L49/3027—Output queuing
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/35—Switches specially adapted for specific applications
    • H04L49/351—Switches specially adapted for specific applications for local area network [LAN], e.g. Ethernet switches

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
JP2002520494A 2000-08-11 2001-08-09 新しいスイッチ・ファブリック・チップセット・システムおよび方法 Pending JP2004507164A (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US22503400P 2000-08-11 2000-08-11
US67000700A 2000-09-25 2000-09-25
PCT/US2001/025083 WO2002015496A1 (en) 2000-08-11 2001-08-09 Novel switch fabric chipset system and method

Publications (2)

Publication Number Publication Date
JP2004507164A true JP2004507164A (ja) 2004-03-04
JP2004507164A5 JP2004507164A5 (cg-RX-API-DMAC7.html) 2005-01-06

Family

ID=26919243

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2002520494A Pending JP2004507164A (ja) 2000-08-11 2001-08-09 新しいスイッチ・ファブリック・チップセット・システムおよび方法

Country Status (4)

Country Link
EP (1) EP1228609A1 (cg-RX-API-DMAC7.html)
JP (1) JP2004507164A (cg-RX-API-DMAC7.html)
AU (1) AU2001284800A1 (cg-RX-API-DMAC7.html)
WO (1) WO2002015496A1 (cg-RX-API-DMAC7.html)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20140098810A1 (en) * 2011-08-08 2014-04-10 Michael G. Frey Fabric chip having a port resolution module
EP2742654A4 (en) * 2011-08-08 2015-05-06 Hewlett Packard Development Co TISSUE CHIP WITH BUNDLED CONNECTIONS
CN112737982A (zh) * 2020-12-23 2021-04-30 锐捷网络股份有限公司 一种转发报文的方法和clos架构交换机

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5732087A (en) * 1996-05-10 1998-03-24 Mitsubishi Electric Information Technology Center America, Inc. ATM local area network switch with dual queues
US5835491A (en) * 1996-11-21 1998-11-10 Xerox Corporation Method for supporting multicast capabilities in switching networks with a reservation ring
US6084858A (en) * 1997-01-29 2000-07-04 Cabletron Systems, Inc. Distribution of communication load over multiple paths based upon link utilization
US6067300A (en) * 1998-06-11 2000-05-23 Cabletron Systems, Inc. Method and apparatus for optimizing the transfer of data packets between local area networks

Also Published As

Publication number Publication date
WO2002015496A1 (en) 2002-02-21
AU2001284800A1 (en) 2002-02-25
EP1228609A1 (en) 2002-08-07

Similar Documents

Publication Publication Date Title
JP2004507165A (ja) スイッチ・ファブリックにおけるスイッチング・テーブル更新
JP2004507136A (ja) 入力データグラムをスイッチ・ファブリック・チップセット・システムにおけるスイッチ・マトリックスに格納するためのシステム、方法および製造品
JP2004507165A5 (cg-RX-API-DMAC7.html)
JP2004507136A5 (cg-RX-API-DMAC7.html)
CN100405344C (zh) 用于在交换结构中分发缓冲区状态信息的装置和方法
US9356880B1 (en) Multi-link routing
JP2004507160A (ja) パケットをポート・コントローラからスイッチ・ファブリックへ転送するためのシステムおよび方法
JP3645734B2 (ja) ネットワーク中継装置及びネットワーク中継方法
US6571291B1 (en) Apparatus and method for validating and updating an IP checksum in a network switching system
US4991172A (en) Design of a high speed packet switching node
US6628615B1 (en) Two level virtual channels
US7319669B1 (en) Method and system for controlling packet flow in networks
US7623455B2 (en) Method and apparatus for dynamic load balancing over a network link bundle
US9137166B2 (en) In-order traffic aggregation with reduced buffer usage
US7782857B2 (en) Logical separation and accessing of descriptor memories
JP2000503828A (ja) データネットワーク上でデータパケットをスイッチングする方法および装置
JP4182180B2 (ja) ネットワーク中継装置及びネットワーク中継方法
US8824468B2 (en) System and method for parsing frames
EP1303949B1 (en) Apparatus and method for buffer-free evaluation of packet data bytes with multiple min terms
JP3645735B2 (ja) ネットワーク中継装置及びネットワーク中継方法
JP2004507164A (ja) 新しいスイッチ・ファブリック・チップセット・システムおよび方法
JP2004507164A5 (cg-RX-API-DMAC7.html)
JP2004507163A (ja) スイッチ・ファブリック・チップセット・システムを介した送信用にパケットを準備するためのシステム、方法および製造品
US6728255B1 (en) Apparatus and method for storing min terms in a network switch port memory for identifying data packet types in a real time
JP2004507163A5 (cg-RX-API-DMAC7.html)