JP2004079871A - Electronic circuit unit - Google Patents

Electronic circuit unit Download PDF

Info

Publication number
JP2004079871A
JP2004079871A JP2002240144A JP2002240144A JP2004079871A JP 2004079871 A JP2004079871 A JP 2004079871A JP 2002240144 A JP2002240144 A JP 2002240144A JP 2002240144 A JP2002240144 A JP 2002240144A JP 2004079871 A JP2004079871 A JP 2004079871A
Authority
JP
Japan
Prior art keywords
semiconductor component
circuit board
electronic circuit
circuit unit
plate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP2002240144A
Other languages
Japanese (ja)
Inventor
Tomoo Koseki
小関 智夫
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Alps Alpine Co Ltd
Original Assignee
Alps Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Alps Electric Co Ltd filed Critical Alps Electric Co Ltd
Priority to JP2002240144A priority Critical patent/JP2004079871A/en
Publication of JP2004079871A publication Critical patent/JP2004079871A/en
Withdrawn legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73201Location after the connecting process on the same surface
    • H01L2224/73203Bump and layer connectors
    • H01L2224/73204Bump and layer connectors the bump connector being embedded into the layer connector

Landscapes

  • Structures For Mounting Electric Components On Printed Circuit Boards (AREA)

Abstract

<P>PROBLEM TO BE SOLVED: To provide an electronic circuit unit in which an electric circuit has neither a short circuit nor wire breaking. <P>SOLUTION: In the electronic circuit unit, a reinforcing member 8 has a top surface plate 8a which is formed of a plate type material and covers the top surface of a semiconductor component 5 and a plurality of fitting legs 8b connected to the top surface plate 8a, and holds the semiconductor component 5 while the top surface plate 8a abuts against the top surface of the semiconductor component 5 and the fitting legs 8b are fitted to a circuit board 1, so the surface of solder 7 fitted with the semiconductor component 5 is not covered with a resin of an adhesive, but in an open state. When the component is fitted to a motherboard 11, there is no movement of the solder 7 and the electric circuit. Therefore, neither a short circuit nor wire breaking can be obtained. <P>COPYRIGHT: (C)2004,JPO

Description

【0001】
【発明の属する技術分野】
本発明は携帯電話機の送受信ユニット等に使用して好適な電子回路ユニットに関する。
【0002】
【従来の技術】
従来の電子回路ユニットの図面を説明すると、図6は従来の電子回路ユニットの平面図、図7は従来の電子回路ユニットの正面図、図8は従来の電子回路ユニットに係り、マザー基板への取付状態を示す要部拡大断面図である。
【0003】
次に、従来の電子回路ユニットの構成を図6〜図8に基づいて説明すると、一枚、或いは複数枚が積層されて形成された回路基板51は、上面に形成された配線パターン52と、回路基板51の上面の配線パターン52に接続導体53a等によって導通した状態で、回路基板51の下面に設けられた複数個の導電体から成るパターン53と、回路基板51の側面に設けられた複数個のサイド電極54とを有する。
【0004】
IC部品からなる複数個の半導体部品55は、下面に多数の電極56が設けられており、この半導体部品55は、回路基板51上に載置され、電極56が配線パターン52に半田57付けされて、回路基板51に取り付けられている。
そして、この半導体部品55の半田57付は、電極56に予め半田ボールを形成しておき、この半田ボールを配線パターン52上に載置した状態で、リフロー半田付装置内に搬送して、半導体部品55の半田57付を行うようになっている。
【0005】
また、ここでは図示しないが、回路基板51には、半導体部品55以外の種々の電気部品が搭載されて、所望の電気回路が形成されている。
また、半導体部品55は、半田57付だけではその支持が不十分であることから、アンダーフィルと呼ばれる絶縁材からなる接着材58によって、回路基板51への取付の補強が行われている。
【0006】
そして、この接着材58は、特に図8に示すように、半導体部品55の底面と回路基板51との間に充填して設けられて、半導体部品55の底面が回路基板51に接着された構成となっている。
【0007】
このような構成を有する従来の電子回路ユニットは、図8に示すように、マザー基板59上に載置され、リフロー半田付装置によって、マザー基板59上に設けられた導電パターン60とパターン53、及びサイド電極54が半田61付けされる。
この半田付け時、接着材58は加熱されると共に、半導体部品55を取り付けた半田57が溶融した状態となる。
【0008】
そして、接着材57に含まれた水分や空気が加熱によって膨張して、図8に示すように、溶けた半田57に圧力がかかった状態となる。
すると、接着材58の不十分な充填箇所(孔や隙間部分)に溶けた半田57が押し出されて、近接した位置にある配線パターン52にショートしたり、或いは、半田ボールとなって外部に流出して、他の電気回路のショートを招くものであった。
更に、溶けた半田57が押し出された際、その箇所の半田57が少なくなって、その回路の断線を生じることもあった。
【0009】
【発明が解決しようとする課題】
従来の電子回路ユニットは、接着材58によって、半導体部品55の回路基板51への取付補強を行うものであるため、マザー基板59への半田61付け時、接着材57に含まれた水分や空気が加熱によって膨張して、溶けた半田57が押し出され、その結果、電気回路のショートや電気回路の断線を生じるという問題がある。
また、接着材58が半導体部品55と回路基板51の間の隙間に充填されるため、その作業が面倒で、生産性が悪く、コスト高になるという問題がある。
【0010】
そこで、本発明は電気回路のショートや断線のない電子回路ユニットを提供することを目的とする。
【0011】
【課題を解決するための手段】
上記課題を解決するための第1の解決手段として、配線パターンを有し、所望の電気回路が形成された回路基板と、前記配線パターンに半田付けされた半導体部品と、この半導体部品の取付補強を行うための補強部材とを備え、前記補強部材は、板状材で形成され、前記半導体部品の上面を覆う上面板と、この上面板に繋がれた複数個の取付脚とを有し、前記補強部材は、前記上面板が前記半導体部品の上面に当接した状態で、前記取付脚が前記回路基板に取り付けられて、前記補強部材によって前記半導体部品を保持した構成とした。
【0012】
また、第2の解決手段として、複数個の前記半導体部品が前記回路基板に半田付けされ、前記複数個の半導体部品が一つの前記補強部材によって保持された構成とした。
また、第3の解決手段として、前記半導体部品の上面には、前記上面板から露出する一つ、或いは複数個の露出部を設け、この露出部の箇所で、前記半導体部品と前記上面板とが接着材によって保持された構成とした。
【0013】
また、第4の解決手段として、前記接着材は、一つの前記半導体部品に対して複数箇所設けた構成とした。
また、第5の解決手段として、前記補強部材は、前記電気回路を覆った状態で、前記回路基板に取り付けられたカバーで形成され、前記カバーには、前記半導体部品の上面を覆う前記上面板と、前記回路基板に取り付けられる前記取付脚とが設けられた構成とした。
【0014】
また、第6の解決手段として、前記上面板には、前記半導体部品の上面側に突出する平坦面部が形成され、この平坦面部が前記半導体部品の上面に当接した構成とした。
また、第7の解決手段として、前記平坦面部は、前記半導体部品の上面を露出するための一つ、或いは複数個の孔を有し、この孔の箇所において、前記半導体部品と前記平坦面部とが接着材によって保持された構成とした。
【0015】
【発明の実施の形態】
本発明の電子回路ユニットの図面を説明すると、図1は本発明の電子回路ユニットの第1実施例に係る平面図、図2は本発明の電子回路ユニットの第1実施例に係る正面図、図3は図1の3−3線における断面図、図4は本発明の電子回路ユニットの第2実施例に係る平面図、図5は本発明の電子回路ユニットの第2実施例に係る要部断面図である。
【0016】
次に、本発明の電子回路ユニットの第1実施例の構成を図1〜図3に基づいて説明すると、一枚、或いは複数枚が積層されて形成された回路基板1は、上面に形成された配線パターン2と、回路基板1の上面の配線パターン2に接続導体3aによって導通した状態で、回路基板1の下面に設けられた複数個の導電体からなるパターン3と、回路基板1の側面に設けられた複数個のサイド電極4とを有する。
なお、回路基板1の下面に設けられたパターン3は、接続導体3aによって上面の配線パターン2に接続されたもので説明したが、回路基板1内に設けられたパターンを介して、パターン3と配線パターン2を導通するようにしても良い。
【0017】
IC部品からなる複数個の半導体部品5は、下面に多数の電極6が設けられており、この半導体部品5は、回路基板1上に載置され、電極6が配線パターン2に半田7付けされて、回路基板1に取り付けられている。
そして、この半導体部品5の半田7付は、電極6に予め半田ボールを形成しておき、この半田ボールを配線パターン2上に載置した状態で、リフロー半田付装置内に搬送して、半導体部品5の半田7付を行うようになっている。
【0018】
また、ここでは図示しないが、回路基板1には、半導体部品5以外の種々の電気部品が搭載されて、所望の電気回路が形成されている。
また、半導体部品5は、半田7付だけではその支持が不十分であることから、本発明においては、補強部材8を使用して、半導体部品5の回路基板1への取付の補強が行われている。
【0019】
次に、その補強構造について説明すると、補強部材8は、金属板等の板状材で形成され、上面板8aと、この上面板8aの対向する側縁から外方に延びた複数個の取付脚8bと、上面板8aに設けられた孔8cとを有する。
そして、この補強部材8は、複数個の半導体部品5の上面を上面板8aで覆った状態で、取付脚8bが回路基板1に半田付け等の固定手段9よって取り付けられる。
【0020】
この時、上面板8aは半導体部品5の上面に当接すると共に、図1に示すように、複数個の半導体部品5のそれぞれの上面には、孔8cから露出した露出部5aと、上面板8aの側部からはみ出した露出部5bとが設けられ、この露出部5a、5bの箇所に接着材10が設けられて、この接着材10によって、半導体部品5と上面板8aが複数の箇所で保持された構成となっている。
【0021】
なお、補強部材8は金属板で説明したが、絶縁材からなるフイルム状のものを使用しても良い。
また、半導体部品は複数個使用するもので説明したが、1個の半導体部品を使用するものでも良い。
【0022】
このような構成を有する本発明の電子回路ユニットは、図3に示すように、マザー基板11上に載置され、リフロー半田付装置によって、マザー基板11上に設けられた導電パターン12がパターン3、及びサイド電極4と半田13付けされる。
この半田付け時、半導体部品5を取り付けた半田7が溶融した状態となるが、半田7の表面は、接着材の樹脂で覆われることなく、開放状態となっているため、半田7の移行が無く、従って、電気回路のショートや断線がない。
【0023】
また、図4,図5は本発明の電子回路ユニットの第2実施例を示し、この第2実施例の構成を説明すると、金属板からなる箱形のカバー14は、上面板14aと、この上面板14aの四方から折り曲げられた側面板14bと、上面板14aに打ち出し加工を行って設けられ、上面板14aの一部を構成する複数個の平坦面部14cと、この平坦面部14cに設けられた複数個の孔14dとを有する。
【0024】
そして、このカバー14は、電気回路を覆うように配置され、側面板14bが回路基板1に半田付けされて取り付けられる。
この時、平坦面部14cは半導体部品5の上面に当接すると共に、孔14dによって、半導体部品5の上面が露出した露出部5aが形成される。
【0025】
ここでは図示しないが、この露出部5aの箇所には、接着材が設けられて、この接着材によって、半導体部品5と平坦面部14cが複数の箇所で保持された構成となっている。
【0026】
即ち、この第2実施例は、カバー14が半導体部品5の取付補強を行う補強部材Kを兼ね、カバー14の上面板14aが補強部材Kの上面板に相当し、また、カバー14の側面板14bが補強部材Kの取付脚に相当している。
なお、その他の構成は、前記第1実施例と同様であり、同一部品に同一番号付して、ここでは説明を省略する。
【0027】
なお、この第1実施例では、カバー14の上面板14aに平坦面部14cを設けたもので説明したが、この平坦面部14cを無くして、半導体部品の上面に上面板14aを直接当接したり、また、上面板14aに孔を設けて、半導体部品の上面を露出して、この箇所に接着材を設けるようにしても良い。
【0028】
【発明の効果】
本発明の電子回路ユニットは、配線パターンを有し、所望の電気回路が形成された回路基板と、配線パターンに半田付けされた半導体部品と、この半導体部品の取付補強を行うための補強部材とを備え、補強部材は、板状材で形成され、半導体部品の上面を覆う上面板と、この上面板に繋がれた複数個の取付脚とを有し、補強部材は、上面板が半導体部品の上面に当接した状態で、取付脚が回路基板に取り付けられて、補強部材によって半導体部品を保持した構成とした。
このような構成によって、半導体部品を取り付けた半田の表面は、接着材の樹脂で覆われることなく、開放状態となっているため、マザー基板への取付時において、半田の移行が無く、従って、電気回路のショートや断線のないものが得られる。
また、半導体部品と回路基板の隙間に接着材を充填する従来のものに比して、補強部材の取付作業が簡単で、生産性が良く、安価なものが得られる。
【0029】
また、複数個の半導体部品が回路基板に半田付けされ、複数個の半導体部品が一つの補強部材によって保持されたため、その補強作業が簡単で、生産性が良く、安価なものが得られる。
【0030】
また、半導体部品の上面には、上面板から露出する一つ、或いは複数個の露出部を設け、この露出部の箇所で、半導体部品と上面板とが接着材によって保持されたため、半導体部品の保持の確実なものが得られる。
【0031】
また、接着材は、一つの半導体部品に対して複数箇所設けたため、半導体部品の保持のより確実なものが得られる。
【0032】
また、補強部材は、電気回路を覆った状態で、回路基板に取り付けられたカバーで形成され、カバーには、半導体部品の上面を覆う上面板と、回路基板に取り付けられる取付脚とが設けられたため、カバーが補強部材を兼ね、部品点数が少なく、安価なものが得られる。
【0033】
また、上面板には、半導体部品の上面側に突出する平坦面部が形成され、この平坦面部が半導体部品の上面に当接したため、各半導体部品に対応した状態で、半導体部品の補強が行える構成が簡単に提供できる。
【0034】
また、平坦面部は、半導体部品の上面を露出するための一つ、或いは複数個の孔を有し、この孔の箇所において、半導体部品と平坦面部とが接着材によって保持されたため、半導体部品の保持の確実なものが得られると共に、接着材が上面板から上方にはみ出さないものが得られる。
【図面の簡単な説明】
【図1】本発明の電子回路ユニットの第1実施例に係る平面図。
【図2】本発明の電子回路ユニットの第1実施例に係る正面図。
【図3】図1の3−3線における断面図。
【図4】本発明の電子回路ユニットの第2実施例に係る平面図。
【図5】本発明の電子回路ユニットの第2実施例に係る要部断面図。
【図6】従来の電子回路ユニットの平面図。
【図7】従来の電子回路ユニットの正面図。
【図8】従来の電子回路ユニットに係り、マザー基板への取付状態を示す要部拡大断面図。
【符号の説明】
1 回路基板
2 配線パターン
3 パターン
3a 接続導体
4 サイド電極
5 半導体部品
5a 露出部
5b 露出部
6 電極
7 半田
8 補強部材
8a 上面板
8b 取付脚
9 固定手段
10 接着材
11 マザー基板
12 導電パターン
13 半田
14 カバー
14a 上面板
14b 側面板
14c 平坦面部
14d 孔
K 補強部材
[0001]
TECHNICAL FIELD OF THE INVENTION
The present invention relates to an electronic circuit unit suitable for use in a transmitting / receiving unit of a mobile phone.
[0002]
[Prior art]
FIG. 6 is a plan view of a conventional electronic circuit unit, FIG. 7 is a front view of the conventional electronic circuit unit, and FIG. It is a principal part expanded sectional view which shows an attachment state.
[0003]
Next, a configuration of a conventional electronic circuit unit will be described with reference to FIGS. 6 to 8. A circuit board 51 formed by laminating one or a plurality of circuit boards includes a wiring pattern 52 formed on an upper surface, A plurality of conductors 53 provided on the lower surface of the circuit board 51 and a plurality of conductors 53 provided on the side surface of the circuit board 51 in a state of being electrically connected to the wiring pattern 52 on the upper surface of the circuit board 51 by connection conductors 53a and the like. And the side electrodes 54.
[0004]
A plurality of semiconductor components 55 composed of IC components are provided with a large number of electrodes 56 on the lower surface. The semiconductor components 55 are mounted on the circuit board 51, and the electrodes 56 are soldered 57 to the wiring pattern 52. And is attached to the circuit board 51.
To attach the solder 57 to the semiconductor component 55, a solder ball is formed on the electrode 56 in advance, and the solder ball is placed on the wiring pattern 52 and transferred to a reflow soldering apparatus. The soldering of the component 55 is performed.
[0005]
Although not shown here, various electric components other than the semiconductor component 55 are mounted on the circuit board 51 to form a desired electric circuit.
Further, since the semiconductor component 55 is not sufficiently supported only by the attachment of the solder 57, the attachment to the circuit board 51 is reinforced by an adhesive 58 made of an insulating material called an underfill.
[0006]
Then, as shown in FIG. 8 in particular, the adhesive 58 is provided so as to be filled between the bottom surface of the semiconductor component 55 and the circuit board 51, and the bottom surface of the semiconductor component 55 is adhered to the circuit board 51. It has become.
[0007]
A conventional electronic circuit unit having such a configuration is mounted on a mother board 59 as shown in FIG. 8 and is provided with a conductive pattern 60 and a pattern 53 provided on the mother board 59 by a reflow soldering apparatus. And the side electrode 54 is soldered 61.
During this soldering, the adhesive 58 is heated and the solder 57 to which the semiconductor component 55 is attached is in a molten state.
[0008]
Then, the moisture or air contained in the adhesive 57 expands due to the heating, and as shown in FIG.
Then, the solder 57 that has melted into the insufficiently filled portions (holes and gaps) of the adhesive 58 is extruded and short-circuited to the wiring pattern 52 at a close position, or flowed out as a solder ball. As a result, a short circuit of another electric circuit is caused.
Furthermore, when the melted solder 57 is extruded, the amount of the solder 57 at that location is reduced, and the circuit may be disconnected.
[0009]
[Problems to be solved by the invention]
Since the conventional electronic circuit unit reinforces the attachment of the semiconductor component 55 to the circuit board 51 by the adhesive 58, when the solder 61 is attached to the motherboard 59, moisture or air contained in the adhesive 57 is attached. Is expanded by heating, and the melted solder 57 is pushed out. As a result, there is a problem that an electric circuit is short-circuited or an electric circuit is broken.
Further, since the adhesive 58 is filled in the gap between the semiconductor component 55 and the circuit board 51, there is a problem that the operation is troublesome, productivity is low, and cost is high.
[0010]
Therefore, an object of the present invention is to provide an electronic circuit unit free from short-circuit and disconnection of an electric circuit.
[0011]
[Means for Solving the Problems]
As a first means for solving the above problems, there is provided a circuit board having a wiring pattern on which a desired electric circuit is formed, a semiconductor component soldered to the wiring pattern, and mounting reinforcement of the semiconductor component. A reinforcing member, the reinforcing member is formed of a plate-like material, has an upper surface plate covering the upper surface of the semiconductor component, and has a plurality of mounting legs connected to the upper surface plate, The reinforcing member has a configuration in which the mounting leg is attached to the circuit board in a state where the upper surface plate is in contact with the upper surface of the semiconductor component, and the semiconductor component is held by the reinforcing member.
[0012]
As a second solution, a plurality of semiconductor components are soldered to the circuit board, and the plurality of semiconductor components are held by one reinforcing member.
As a third solution, one or a plurality of exposed portions are provided on the upper surface of the semiconductor component so as to be exposed from the upper surface plate. Was held by an adhesive.
[0013]
As a fourth solution, the adhesive is provided at a plurality of locations on one semiconductor component.
As a fifth solution, the reinforcing member is formed of a cover attached to the circuit board while covering the electric circuit, and the cover has an upper surface plate for covering an upper surface of the semiconductor component. And the attachment legs attached to the circuit board.
[0014]
As a sixth solution, a flat surface protruding toward the upper surface of the semiconductor component is formed on the upper surface plate, and the flat surface is in contact with the upper surface of the semiconductor component.
As a seventh solution, the flat surface portion has one or a plurality of holes for exposing the upper surface of the semiconductor component, and at the location of the hole, the semiconductor component and the flat surface portion are connected to each other. Was held by an adhesive.
[0015]
BEST MODE FOR CARRYING OUT THE INVENTION
FIG. 1 is a plan view of an electronic circuit unit according to a first embodiment of the present invention. FIG. 2 is a front view of the electronic circuit unit according to the first embodiment of the present invention. FIG. 3 is a cross-sectional view taken along line 3-3 of FIG. 1, FIG. 4 is a plan view of a second embodiment of the electronic circuit unit of the present invention, and FIG. It is a fragmentary sectional view.
[0016]
Next, the configuration of the first embodiment of the electronic circuit unit of the present invention will be described with reference to FIGS. 1 to 3. The circuit board 1 formed by laminating one or a plurality of sheets is formed on the upper surface. A plurality of conductors 3 provided on the lower surface of the circuit board 1 in a state where the wiring pattern 2 is electrically connected to the wiring pattern 2 on the upper surface of the circuit board 1 by the connection conductor 3a; And a plurality of side electrodes 4 provided on the substrate.
Although the pattern 3 provided on the lower surface of the circuit board 1 has been described as being connected to the wiring pattern 2 on the upper surface by the connection conductor 3a, the pattern 3 is connected to the pattern 3 provided on the circuit board 1 via the pattern provided on the circuit board 1. The wiring pattern 2 may be made conductive.
[0017]
A plurality of semiconductor components 5 composed of IC components are provided with a large number of electrodes 6 on the lower surface. The semiconductor components 5 are mounted on the circuit board 1, and the electrodes 6 are soldered 7 to the wiring pattern 2. And is attached to the circuit board 1.
The soldering of the semiconductor component 5 is performed by forming a solder ball on the electrode 6 in advance, and transporting the solder ball on the wiring pattern 2 into a reflow soldering apparatus while the solder ball is mounted on the wiring pattern 2. The soldering of the component 5 is performed.
[0018]
Although not shown here, various electric components other than the semiconductor component 5 are mounted on the circuit board 1 to form a desired electric circuit.
In addition, since the support of the semiconductor component 5 is not sufficient if only the solder 7 is attached, in the present invention, the attachment of the semiconductor component 5 to the circuit board 1 is reinforced by using the reinforcing member 8. ing.
[0019]
Next, the reinforcing structure will be described. The reinforcing member 8 is formed of a plate-like material such as a metal plate, and has a top plate 8a and a plurality of mounting members extending outward from opposing side edges of the top plate 8a. It has a leg 8b and a hole 8c provided in the upper surface plate 8a.
The reinforcing members 8 are attached to the circuit board 1 by fixing means 9 such as soldering in a state where the upper surfaces of the plurality of semiconductor components 5 are covered with the upper surface plate 8a.
[0020]
At this time, the upper surface plate 8a contacts the upper surface of the semiconductor component 5, and as shown in FIG. 1, the upper surface of each of the plurality of semiconductor components 5 has an exposed portion 5a exposed from the hole 8c and an upper surface plate 8a. An exposed portion 5b protruding from the side of the semiconductor device 5 and the upper surface plate 8a are held at a plurality of positions by the adhesive 10 at the exposed portions 5a and 5b. It is the configuration that was done.
[0021]
Although the reinforcing member 8 has been described as a metal plate, a film-like member made of an insulating material may be used.
Also, although a description has been given of the case where a plurality of semiconductor components are used, a single semiconductor component may be used.
[0022]
The electronic circuit unit of the present invention having such a configuration is mounted on a mother board 11 as shown in FIG. 3, and the conductive pattern 12 provided on the mother board 11 is formed by a reflow soldering apparatus. , And the side electrode 4 and the solder 13.
At the time of this soldering, the solder 7 to which the semiconductor component 5 is attached is in a molten state, but the surface of the solder 7 is open without being covered with the adhesive resin. There is no short circuit or disconnection of the electric circuit.
[0023]
FIGS. 4 and 5 show a second embodiment of the electronic circuit unit of the present invention. The configuration of the second embodiment will be described. A box-shaped cover 14 made of a metal plate includes an upper plate 14a and an upper plate 14a. Side plates 14b bent from four sides of the upper surface plate 14a, a plurality of flat surface portions 14c formed by stamping the upper surface plate 14a and forming a part of the upper surface plate 14a, and provided on the flat surface portion 14c. And a plurality of holes 14d.
[0024]
The cover 14 is disposed so as to cover the electric circuit, and the side plate 14b is attached to the circuit board 1 by soldering.
At this time, the flat surface portion 14c contacts the upper surface of the semiconductor component 5, and the hole 14d forms an exposed portion 5a where the upper surface of the semiconductor component 5 is exposed.
[0025]
Although not shown here, an adhesive is provided at the location of the exposed portion 5a, and the semiconductor component 5 and the flat surface portion 14c are held at a plurality of locations by the adhesive.
[0026]
That is, in the second embodiment, the cover 14 also serves as a reinforcing member K for mounting and reinforcing the semiconductor component 5, the upper plate 14a of the cover 14 corresponds to the upper plate of the reinforcing member K, and the side plate of the cover 14 14b corresponds to a mounting leg of the reinforcing member K.
The rest of the configuration is the same as that of the first embodiment, the same components are denoted by the same reference numerals, and description thereof is omitted here.
[0027]
In the first embodiment, the description has been given of the case where the flat surface portion 14c is provided on the upper surface plate 14a of the cover 14. However, the flat surface portion 14c is eliminated, and the upper surface plate 14a is directly in contact with the upper surface of the semiconductor component. Alternatively, a hole may be provided in the upper surface plate 14a to expose the upper surface of the semiconductor component, and an adhesive may be provided at this location.
[0028]
【The invention's effect】
The electronic circuit unit of the present invention has a wiring board, a circuit board on which a desired electric circuit is formed, a semiconductor component soldered to the wiring pattern, and a reinforcing member for reinforcing the mounting of the semiconductor component. The reinforcing member is formed of a plate-like material, and has an upper surface plate covering the upper surface of the semiconductor component, and a plurality of mounting legs connected to the upper surface plate. The mounting legs were attached to the circuit board in a state of contact with the upper surface of the semiconductor device, and the semiconductor component was held by the reinforcing member.
With such a configuration, the surface of the solder to which the semiconductor component is attached is not covered with the resin of the adhesive and is in an open state. Therefore, at the time of attachment to the motherboard, there is no migration of the solder, and therefore, An electric circuit without short circuit or disconnection can be obtained.
Further, as compared with the conventional one in which the adhesive is filled in the gap between the semiconductor component and the circuit board, the mounting work of the reinforcing member is simple, the productivity is good, and a cheap one can be obtained.
[0029]
Further, since a plurality of semiconductor components are soldered to the circuit board and the plurality of semiconductor components are held by one reinforcing member, the reinforcing operation is simple, and a product with good productivity and low cost can be obtained.
[0030]
Also, on the upper surface of the semiconductor component, one or a plurality of exposed portions exposed from the upper surface plate are provided, and the semiconductor component and the upper surface plate are held by the adhesive at the positions of the exposed portions, so that the semiconductor component The one that is surely held can be obtained.
[0031]
In addition, since the adhesive is provided at a plurality of positions for one semiconductor component, a more secure holding of the semiconductor component can be obtained.
[0032]
Further, the reinforcing member is formed of a cover attached to the circuit board while covering the electric circuit, and the cover is provided with an upper surface plate covering the upper surface of the semiconductor component and mounting legs attached to the circuit board. Therefore, the cover also serves as a reinforcing member, and the number of parts is small, and an inexpensive one can be obtained.
[0033]
Further, a flat surface portion protruding toward the upper surface side of the semiconductor component is formed on the upper surface plate, and the flat surface portion is in contact with the upper surface of the semiconductor component, so that the semiconductor component can be reinforced in a state corresponding to each semiconductor component. Can be easily provided.
[0034]
Further, the flat surface portion has one or a plurality of holes for exposing the upper surface of the semiconductor component, and the semiconductor component and the flat surface portion are held by the adhesive at the positions of the holes. It is possible to obtain a material that can be reliably held and that the adhesive does not protrude upward from the upper plate.
[Brief description of the drawings]
FIG. 1 is a plan view according to a first embodiment of an electronic circuit unit of the present invention.
FIG. 2 is a front view of the electronic circuit unit according to the first embodiment of the present invention.
FIG. 3 is a sectional view taken along line 3-3 in FIG. 1;
FIG. 4 is a plan view according to a second embodiment of the electronic circuit unit of the present invention.
FIG. 5 is a sectional view of a main part according to a second embodiment of the electronic circuit unit of the present invention.
FIG. 6 is a plan view of a conventional electronic circuit unit.
FIG. 7 is a front view of a conventional electronic circuit unit.
FIG. 8 is an enlarged sectional view of a main part of a conventional electronic circuit unit, showing a state of attachment to a mother board.
[Explanation of symbols]
DESCRIPTION OF SYMBOLS 1 Circuit board 2 Wiring pattern 3 Pattern 3a Connection conductor 4 Side electrode 5 Semiconductor component 5a Exposed part 5b Exposed part 6 Electrode 7 Solder 8 Reinforcement member 8a Top plate 8b Attachment leg 9 Fixing means 10 Adhesive material 11 Mother substrate 12 Conductive pattern 13 Solder 14 cover 14a top plate 14b side plate 14c flat surface portion 14d hole K reinforcing member

Claims (7)

配線パターンを有し、所望の電気回路が形成された回路基板と、前記配線パターンに半田付けされた半導体部品と、この半導体部品の取付補強を行うための補強部材とを備え、前記補強部材は、板状材で形成され、前記半導体部品の上面を覆う上面板と、この上面板に繋がれた複数個の取付脚とを有し、前記補強部材は、前記上面板が前記半導体部品の上面に当接した状態で、前記取付脚が前記回路基板に取り付けられて、前記補強部材によって前記半導体部品を保持したことを特徴とする電子回路ユニット。A circuit board having a wiring pattern, on which a desired electric circuit is formed, a semiconductor component soldered to the wiring pattern, and a reinforcing member for reinforcing the mounting of the semiconductor component, wherein the reinforcing member is An upper surface plate formed of a plate-like material and covering an upper surface of the semiconductor component; and a plurality of mounting legs connected to the upper surface plate. An electronic circuit unit, wherein the mounting leg is mounted on the circuit board in a state in which the semiconductor component is held by the reinforcing member. 複数個の前記半導体部品が前記回路基板に半田付けされ、前記複数個の半導体部品が一つの前記補強部材によって保持されたことを特徴とする請求項1記載の電子回路ユニット。2. The electronic circuit unit according to claim 1, wherein a plurality of said semiconductor components are soldered to said circuit board, and said plurality of semiconductor components are held by one of said reinforcing members. 前記半導体部品の上面には、前記上面板から露出する一つ、或いは複数個の露出部を設け、この露出部の箇所で、前記半導体部品と前記上面板とが接着材によって保持されたことを特徴とする請求項1、又は2記載の電子回路ユニット。On the upper surface of the semiconductor component, one or a plurality of exposed portions exposed from the upper surface plate are provided, and at this exposed portion, the semiconductor component and the upper surface plate are held by an adhesive. The electronic circuit unit according to claim 1 or 2, wherein: 前記接着材は、一つの前記半導体部品に対して複数箇所設けたことを特徴とする請求項3記載の電子回路ユニット。The electronic circuit unit according to claim 3, wherein the adhesive is provided at a plurality of positions for one semiconductor component. 前記補強部材は、前記電気回路を覆った状態で、前記回路基板に取り付けられたカバーで形成され、前記カバーには、前記半導体部品の上面を覆う前記上面板と、前記回路基板に取り付けられる前記取付脚とが設けられたことを特徴とする請求項1から4の何れかに記載の電子回路ユニット。The reinforcing member is formed of a cover attached to the circuit board while covering the electric circuit, and the cover has an upper surface plate covering an upper surface of the semiconductor component, and the cover attached to the circuit board. The electronic circuit unit according to claim 1, further comprising a mounting leg. 前記上面板には、前記半導体部品の上面側に突出する平坦面部が形成され、この平坦面部が前記半導体部品の上面に当接したことを特徴とする請求項5記載の電子回路ユニット。6. The electronic circuit unit according to claim 5, wherein a flat surface protruding toward the upper surface of the semiconductor component is formed on the upper surface plate, and the flat surface contacts the upper surface of the semiconductor component. 前記平坦面部は、前記半導体部品の上面を露出するための一つ、或いは複数個の孔を有し、この孔の箇所において、前記半導体部品と前記平坦面部とが接着材によって保持されたことを特徴とする請求項6記載の電子回路ユニット。The flat surface portion has one or a plurality of holes for exposing the upper surface of the semiconductor component, and at the location of the hole, the semiconductor component and the flat surface portion are held by an adhesive. 7. The electronic circuit unit according to claim 6, wherein:
JP2002240144A 2002-08-21 2002-08-21 Electronic circuit unit Withdrawn JP2004079871A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2002240144A JP2004079871A (en) 2002-08-21 2002-08-21 Electronic circuit unit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2002240144A JP2004079871A (en) 2002-08-21 2002-08-21 Electronic circuit unit

Publications (1)

Publication Number Publication Date
JP2004079871A true JP2004079871A (en) 2004-03-11

Family

ID=32023003

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2002240144A Withdrawn JP2004079871A (en) 2002-08-21 2002-08-21 Electronic circuit unit

Country Status (1)

Country Link
JP (1) JP2004079871A (en)

Similar Documents

Publication Publication Date Title
EP1694104B1 (en) Surface-mounting type electronic circuit unit
JP2002261402A (en) Circuit board for electronic circuit unit
JP2000124588A (en) Electronic circuit unit and manufacture of it
JPH05198732A (en) Method and device for changing function of integrated circuit module
JP2006216735A (en) Electronic component mounting substrate
US20110155450A1 (en) Printed circuit board and electronic apparatus
JPH06260226A (en) Board connecting method and board connecting terminal
JP2004079871A (en) Electronic circuit unit
US6545855B1 (en) Low inductance termination for electronic components
JP3807874B2 (en) Electronic circuit unit
JP3092771U (en) Wireless module mounting structure
JP2000124587A (en) Fitting method and fitting structure of electronic circuit unit to printed board
JP2004006454A (en) Land construction of substrate
JP2004079872A (en) Soldering structure for electronic circuit unit
JP3092972U (en) Surface mount type electronic circuit unit
JP3872600B2 (en) Mounting method of electronic circuit unit
JP3091781U (en) Electronic circuit unit
JP2004165305A (en) Surface-mounted circuit module
JP2715957B2 (en) Hybrid integrated circuit device
TW200828534A (en) Electronic circuit unit
JP2000332164A (en) Mounting structure for semiconductor chip
JP2002076534A (en) Structure for mounting heat generating component on printed board
JP2002158427A (en) Printed wiring board, component mounting board and electronic apparatus
JP2004080375A (en) Electronic apparatus
JPH01297882A (en) Printed board

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20050628

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20080212

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20080219

A761 Written withdrawal of application

Free format text: JAPANESE INTERMEDIATE CODE: A761

Effective date: 20080311