JP2004030641A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2004030641A5 JP2004030641A5 JP2003150592A JP2003150592A JP2004030641A5 JP 2004030641 A5 JP2004030641 A5 JP 2004030641A5 JP 2003150592 A JP2003150592 A JP 2003150592A JP 2003150592 A JP2003150592 A JP 2003150592A JP 2004030641 A5 JP2004030641 A5 JP 2004030641A5
- Authority
- JP
- Japan
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US10/157,496 US6972590B2 (en) | 2002-05-30 | 2002-05-30 | Data bus with separate matched line impedances and method of matching line impedances |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2004030641A JP2004030641A (ja) | 2004-01-29 |
| JP2004030641A5 true JP2004030641A5 (enExample) | 2006-07-13 |
| JP4451614B2 JP4451614B2 (ja) | 2010-04-14 |
Family
ID=29582480
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2003150592A Expired - Fee Related JP4451614B2 (ja) | 2002-05-30 | 2003-05-28 | 個別に整合されたライン・インピーダンスを有するデータ・バス及びライン・インピーダンスの整合方法 |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US6972590B2 (enExample) |
| JP (1) | JP4451614B2 (enExample) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7068734B2 (en) * | 2002-10-08 | 2006-06-27 | Hewlett-Packard Development Company, L.P. | Passive redundant digital data receiver with schmitt-trigger |
| JP4662474B2 (ja) * | 2006-02-10 | 2011-03-30 | ルネサスエレクトロニクス株式会社 | データ処理デバイス |
| JP4509954B2 (ja) * | 2006-03-10 | 2010-07-21 | 株式会社東芝 | 配線基板 |
| US8681546B2 (en) | 2011-02-22 | 2014-03-25 | Apple Inc. | Variable impedance control for memory devices |
| KR102717627B1 (ko) * | 2016-12-26 | 2024-10-16 | 에스케이하이닉스 주식회사 | 동적 터미네이션 회로, 이를 포함하는 반도체 장치 및 시스템 |
Family Cites Families (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4450370A (en) * | 1979-01-31 | 1984-05-22 | Phillips Petroleum Company | Active termination for a transmission line |
| US5025412A (en) * | 1988-02-17 | 1991-06-18 | Zilog, Inc. | Universal bus interface |
| DE4342036C2 (de) * | 1993-12-09 | 2002-10-24 | Conti Temic Microelectronic | Datenbussystem |
| US6141765A (en) * | 1997-05-19 | 2000-10-31 | Gigabus, Inc. | Low power, high speed communications bus |
| US6118350A (en) * | 1998-11-10 | 2000-09-12 | Gennum Corporation | Bus through termination circuit |
| US6480020B1 (en) * | 1999-05-18 | 2002-11-12 | Western Digital Technologies, Inc. | Printed circuit assembly having integrated resistors for terminating data and control lines of a host-peripheral interface |
| US6177807B1 (en) * | 1999-05-28 | 2001-01-23 | International Business Machines Corporation | High frequency valid data strobe |
| US6338635B1 (en) * | 2000-08-01 | 2002-01-15 | Hon Hai Precision Ind. Co., Ltd. | Electrical connector with improved grounding bus |
| US6392446B1 (en) * | 2001-06-01 | 2002-05-21 | Hewlett-Packard Company | Device and method for reducing a time constant of a data bus during a voltage transition |
-
2002
- 2002-05-30 US US10/157,496 patent/US6972590B2/en not_active Expired - Lifetime
-
2003
- 2003-05-28 JP JP2003150592A patent/JP4451614B2/ja not_active Expired - Fee Related