JP2004013463A5 - - Google Patents

Download PDF

Info

Publication number
JP2004013463A5
JP2004013463A5 JP2002165137A JP2002165137A JP2004013463A5 JP 2004013463 A5 JP2004013463 A5 JP 2004013463A5 JP 2002165137 A JP2002165137 A JP 2002165137A JP 2002165137 A JP2002165137 A JP 2002165137A JP 2004013463 A5 JP2004013463 A5 JP 2004013463A5
Authority
JP
Japan
Prior art keywords
communication
copy
storage area
program
core information
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP2002165137A
Other languages
Japanese (ja)
Other versions
JP2004013463A (en
Filing date
Publication date
Application filed filed Critical
Priority to JP2002165137A priority Critical patent/JP2004013463A/en
Priority claimed from JP2002165137A external-priority patent/JP2004013463A/en
Publication of JP2004013463A publication Critical patent/JP2004013463A/en
Publication of JP2004013463A5 publication Critical patent/JP2004013463A5/ja
Withdrawn legal-status Critical Current

Links

Claims (13)

アドレス空間におけるRAMに割り当てられたアドレスの範囲内を指定して通信先から受信された新規データを書き込むための通信プログラムとその通信プログラムを通信割込に応じて起動するために参照される通信割込ベクタとの少なくとも一方を含む通信コア情報を記憶する書換可能ROMと、
前記書換可能ROMの少なくとも前記通信コア情報を書き換えるための書換モードを設定する書換モード設定手段と、
前記書換可能ROM内の前記通信コア情報の記憶エリアであるコア記憶エリアに対応するコピー記憶エリアを前記RAM内に設定して、前記通信コア情報のコピーであるコピーコア情報を前記コピー記憶エリアに記憶させる通信コア情報コピー手段と、
前記アドレス空間における前記コア記憶エリアに対するメモリアクセスと前記コピー記憶エリアに対するメモリアクセスとを、前記書換モードの設定の有無に従って相互に切り換えるメモリアクセス切換手段と、
前記書換モードが設定されているときに、前記通信プログラムの指定アドレスとして、前記書換モードが設定されていないときの前記コピー記憶エリアのアドレスを指定する書換時エリア指定手段と、
を備えたことを特徴とするメモリ書換装置。
A communication program for designating a range of addresses assigned to the RAM in the address space and writing new data received from the communication destination, and a communication index referred to for starting the communication program in response to the communication interrupt A rewritable ROM for storing communication core information including at least one of the embedded vector;
Rewrite mode setting means for setting a rewrite mode for rewriting at least the communication core information of the rewritable ROM;
A copy storage area corresponding to a core storage area that is a storage area of the communication core information in the rewritable ROM is set in the RAM, and copy core information that is a copy of the communication core information is stored in the copy storage area. A communication core information copy means for storing;
Memory access switching means for switching between memory access to the core storage area and memory access to the copy storage area in the address space according to the setting of the rewrite mode,
Rewrite area designating means for designating the address of the copy storage area when the rewrite mode is not set as the designated address of the communication program when the rewrite mode is set;
A memory rewriting device comprising:
前記通信コア情報には、前記通信割込ベクタと前記通信プログラムとの双方が含まれ、
前記通信割込ベクタは相対アドレスに基づいており、
前記通信コア情報コピー手段は、前記通信割込ベクタと前記通信プログラムとの相対関係を保つように前記通信コア情報を前記RAMにコピーして、前記コピーコア情報として記憶させることを特徴とする、請求項1に記載のメモリ書換装置。
The communication core information includes both the communication interrupt vector and the communication program,
The communication interrupt vector is based on a relative address,
The communication core information copy unit is configured to copy the communication core information to the RAM so as to maintain a relative relationship between the communication interrupt vector and the communication program, and store the copied core information as the copy core information. The memory rewriting device according to claim 1.
前記RAM内の先頭と前記コピー記憶エリアの相対関係が、前記書換可能ROM内の先頭とコア記憶エリアとの相対関係に一致し、
前記メモリアクセス切換手段は、前記書換可能ROMと前記RAMとのメモリ切換手段を有することを特徴とする、請求項1または2に記載のメモリ書換装置。
The relative relationship between the head in the RAM and the copy storage area matches the relative relationship between the head in the rewritable ROM and the core storage area,
3. The memory rewriting device according to claim 1, wherein the memory access switching unit includes a memory switching unit between the rewritable ROM and the RAM.
前記書換可能ROMと前記RAMは、それぞれ1チップで構成され、
前記メモリ切換手段は、チップセレクトによって各チップを切り換える手段であることを特徴とする、請求項3に記載のメモリ書換装置。
The rewritable ROM and the RAM are each composed of one chip,
4. The memory rewriting device according to claim 3, wherein the memory switching means is means for switching each chip by chip selection.
請求項1ないし4のいずれか1項に記載のメモリ書換装置の各手段と、
前記書換可能ROMに記憶されたプログラムに従って処理を行うプログラム処理手段と、
を備えたことを特徴とする情報処理装置。
Each means of the memory rewriting device according to any one of claims 1 to 4,
Program processing means for performing processing according to a program stored in the rewritable ROM;
An information processing apparatus comprising:
所定の印刷対象物に印刷を行う印刷手段をさらに備え、
前記複数の割込プログラムには、前記印刷手段に前記印刷を行わせるプログラムが含まれることを特徴とする、請求項5に記載の情報処理装置。
A printing unit for printing on a predetermined print object;
The information processing apparatus according to claim 5, wherein the plurality of interrupt programs include a program that causes the printing unit to perform the printing.
前記印刷対象物は、テープであることを特徴とする、請求項6に記載の情報処理装置。  The information processing apparatus according to claim 6, wherein the print object is a tape. 請求項5ないし7のいずれか1項に記載の情報処理装置と、
前記通信先として前記新規データを送信する供給装置と、
を備えたことを特徴とする情報処理システム。
An information processing apparatus according to any one of claims 5 to 7,
A supply device for transmitting the new data as the communication destination;
An information processing system comprising:
前記供給装置は、
前記新規データおよびそれを送信するためのプログラムを記憶した記憶媒体を装着可能な装着手段と、
装着された前記記憶媒体内に記憶された前記プログラムに従って前記新規データを送信するプログラム実行手段と、
を有することを特徴とする、請求項8に記載の情報処理システム。
The supply device includes:
A mounting means capable of mounting a storage medium storing the new data and a program for transmitting the new data;
Program execution means for transmitting the new data according to the program stored in the mounted storage medium;
The information processing system according to claim 8, further comprising:
前記供給装置は、所定のネットワークを介して他の装置と接続され、前記他の装置から前記新規データを受信する上位通信手段を有することを特徴とする、請求項8または9に記載の情報処理システム。  10. The information processing according to claim 8, wherein the supply device is connected to another device via a predetermined network and has higher-level communication means for receiving the new data from the other device. system. アドレス空間におけるRAMに割り当てられたアドレスの範囲内を指定して通信先から受信された新規データを書き込むための通信プログラムとその通信プログラムを通信割込に応じて起動するために参照される通信割込ベクタとの少なくとも一方を含む通信コア情報を記憶する書換可能ROMに、前記通信プログラムを利用して、前記通信先から受信された新規データを書き込むことにより、前記書換可能ROMを書き換えるメモリ書換方法であって、
前記書換可能ROMの少なくとも前記通信コア情報を書き換えるための書換モードを設定する書換モード設定工程と、
前記書換可能ROM内の前記通信コア情報の記憶エリアであるコア記憶エリアに対応するコピー記憶エリアを前記RAM内に設定して、前記通信コア情報のコピーであるコピーコア情報を前記コピー記憶エリアに記憶させる通信コア情報コピー工程と、
前記アドレス空間における前記コア記憶エリアに対するメモリアクセスと前記コピー記憶エリアに対するメモリアクセスとを、前記書換モードの設定の有無に従って相互に切り換えるメモリアクセス切換工程と、
前記書換モードが設定されているときに、前記通信プログラムの指定アドレスとして、前記書換モードが設定されていないときの前記コピー記憶エリアのアドレスを指定する書換時エリア指定工程と、
を備えたことを特徴とするメモリ書換方法。
A communication program for designating a range of addresses assigned to the RAM in the address space and writing new data received from the communication destination, and a communication index referred to for starting the communication program in response to the communication interrupt A memory rewriting method for rewriting the rewritable ROM by writing new data received from the communication destination using the communication program to a rewritable ROM that stores communication core information including at least one of an embedded vector. Because
A rewrite mode setting step of setting a rewrite mode for rewriting at least the communication core information of the rewritable ROM;
A copy storage area corresponding to a core storage area that is a storage area of the communication core information in the rewritable ROM is set in the RAM, and copy core information that is a copy of the communication core information is stored in the copy storage area. A communication core information copy process to be stored;
A memory access switching step of switching between memory access to the core storage area in the address space and memory access to the copy storage area according to whether or not the rewrite mode is set;
When the rewrite mode is set, a rewrite area designating step for designating the address of the copy storage area when the rewrite mode is not set as the designated address of the communication program,
A memory rewriting method comprising:
請求項1ないし7のいずれか1項に記載のメモリ書換装置の各手段の機能を実行可能なプログラムを記憶することを特徴とする記憶媒体。  A storage medium storing a program capable of executing the function of each unit of the memory rewriting device according to claim 1. 請求項11に記載のメモリ書換方法を実行可能なプログラムを記憶することを特徴とする記憶媒体。  A storage medium storing a program capable of executing the memory rewriting method according to claim 11.
JP2002165137A 2002-06-06 2002-06-06 Memory rewriting system, memory rewriting method, information processing device, information processing system, and storage medium Withdrawn JP2004013463A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2002165137A JP2004013463A (en) 2002-06-06 2002-06-06 Memory rewriting system, memory rewriting method, information processing device, information processing system, and storage medium

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2002165137A JP2004013463A (en) 2002-06-06 2002-06-06 Memory rewriting system, memory rewriting method, information processing device, information processing system, and storage medium

Publications (2)

Publication Number Publication Date
JP2004013463A JP2004013463A (en) 2004-01-15
JP2004013463A5 true JP2004013463A5 (en) 2005-10-13

Family

ID=30433046

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2002165137A Withdrawn JP2004013463A (en) 2002-06-06 2002-06-06 Memory rewriting system, memory rewriting method, information processing device, information processing system, and storage medium

Country Status (1)

Country Link
JP (1) JP2004013463A (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6100012B2 (en) * 2013-02-06 2017-03-22 三菱日立パワーシステムズ株式会社 Power generation system and method for operating power generation system
CN113127383B (en) * 2021-04-21 2023-11-10 广州众诺微电子有限公司 Chip rewriting method, device and equipment
CN114741137B (en) * 2022-05-09 2024-02-20 潍柴动力股份有限公司 Software starting method, device, equipment and storage medium based on multi-core microcontroller

Similar Documents

Publication Publication Date Title
JP4884382B2 (en) MEMORY CONTROLLER, NONVOLATILE MEMORY DEVICE, NONVOLATILE MEMORY SYSTEM, AND MEMORY CONTROL METHOD
US20210149802A1 (en) Data processing method, and cartridge chip using themethod
TWI442228B (en) Storage device wear leveling
KR960009220A (en) Non-volatile memory, memory card and information processing device using same, and software write protect control method of non-volatile memory
JP2005129011A5 (en)
JP2012198811A5 (en) Memory system, nonvolatile storage device, control method of nonvolatile storage device, and program
JP2000222292A (en) Data managing method utilizing flash memory
JP2004013463A5 (en)
JPH11272569A (en) Data restoration system for outer storage device using flash memory
JP2004013462A5 (en)
JP2001147864A5 (en)
JPH1027097A (en) Method and device for rewriting data of flash rom
JP4031693B2 (en) Nonvolatile memory and data storage device having the same
JP2004013463A (en) Memory rewriting system, memory rewriting method, information processing device, information processing system, and storage medium
JP2004013462A (en) Memory rewriting device, memory rewriting method, information processing device, information processing system, and storage medium
JP2001318824A (en) System for managing data of flash memory and recording medium with its program recorded
JP2004240717A (en) Software updating device
JP2004295177A (en) Controller of electronic equipment and printer controller
JPH03256128A (en) Method for loading program
JPH09282894A (en) Eeprom control device
JPH05182484A (en) Method for writing in memory
JP2007317078A (en) Nonvolatile memory, memory controller, nonvolatile storage device, and nonvolatile storage system
JPH08115253A (en) Memory unit and data rewrite method
JPH05153028A (en) Selective calling signal receiver
JP2008276492A (en) Data updating method of flash memory, its data updating program and data write-in device