JP2003501775A - プロセッサおよびコプロセッサを含むコンピュータ・アーキテクチャ - Google Patents

プロセッサおよびコプロセッサを含むコンピュータ・アーキテクチャ

Info

Publication number
JP2003501775A
JP2003501775A JP2001503042A JP2001503042A JP2003501775A JP 2003501775 A JP2003501775 A JP 2003501775A JP 2001503042 A JP2001503042 A JP 2001503042A JP 2001503042 A JP2001503042 A JP 2001503042A JP 2003501775 A JP2003501775 A JP 2003501775A
Authority
JP
Japan
Prior art keywords
processor
memory
coprocessor
instructions
burst
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2001503042A
Other languages
English (en)
Japanese (ja)
Other versions
JP2003501775A5 (enExample
Inventor
オルギエッティ・アンドレア
マッカーシー・ドミニク・ポール
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
HP Inc
Original Assignee
Hewlett Packard Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hewlett Packard Co filed Critical Hewlett Packard Co
Publication of JP2003501775A publication Critical patent/JP2003501775A/ja
Publication of JP2003501775A5 publication Critical patent/JP2003501775A5/ja
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3877—Concurrent instruction execution, e.g. pipeline or look ahead using a slave processor, e.g. coprocessor
    • G06F9/3879—Concurrent instruction execution, e.g. pipeline or look ahead using a slave processor, e.g. coprocessor for non-native instruction execution, e.g. executing a command; for Java instruction set

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Advance Control (AREA)
JP2001503042A 1999-06-15 2000-06-15 プロセッサおよびコプロセッサを含むコンピュータ・アーキテクチャ Pending JP2003501775A (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
EP99304658.0 1999-06-15
EP99304658A EP1061438A1 (en) 1999-06-15 1999-06-15 Computer architecture containing processor and coprocessor
PCT/GB2000/002320 WO2000077626A1 (en) 1999-06-15 2000-06-15 Computer architecture containing processor and coprocessor

Publications (2)

Publication Number Publication Date
JP2003501775A true JP2003501775A (ja) 2003-01-14
JP2003501775A5 JP2003501775A5 (enExample) 2011-12-08

Family

ID=8241458

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2001503042A Pending JP2003501775A (ja) 1999-06-15 2000-06-15 プロセッサおよびコプロセッサを含むコンピュータ・アーキテクチャ

Country Status (3)

Country Link
EP (2) EP1061438A1 (enExample)
JP (1) JP2003501775A (enExample)
WO (1) WO2000077626A1 (enExample)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2020038502A (ja) * 2018-09-04 2020-03-12 富士通株式会社 演算処理装置、情報処理装置及び情報処理装置の制御方法
JP2021503119A (ja) * 2017-11-14 2021-02-04 インターナショナル・ビジネス・マシーンズ・コーポレーションＩｎｔｅｒｎａｔｉｏｎａｌ Ｂｕｓｉｎｅｓｓ Ｍａｃｈｉｎｅｓ Ｃｏｒｐｏｒａｔｉｏｎ メモリベースの構成状態レジスタを提供するコンピュータ・プログラム、コンピュータ・システム、およびコンピュータ実装方法

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7234144B2 (en) 2002-01-04 2007-06-19 Microsoft Corporation Methods and system for managing computational resources of a coprocessor in a computing system
AU2003287320B2 (en) * 2002-10-31 2010-12-02 Lockheed Martin Corporation Pipeline accelerator and related system and method
US7987341B2 (en) 2002-10-31 2011-07-26 Lockheed Martin Corporation Computing machine using software objects for transferring data that includes no destination information
US7421694B2 (en) * 2003-02-18 2008-09-02 Microsoft Corporation Systems and methods for enhancing performance of a coprocessor
US9292904B2 (en) 2004-01-16 2016-03-22 Nvidia Corporation Video image processing with parallel processing
US7760968B2 (en) 2004-01-16 2010-07-20 Nvidia Corporation Video image processing with processing time allocation
US7653265B2 (en) 2004-01-16 2010-01-26 Nvidia Corporation Video image processing with utility processing stage
WO2006024957A2 (en) * 2004-07-01 2006-03-09 Harman Becker Automotive Systems Gmbh Computer architecture for a multimedia system used in a vehicle
US7619541B2 (en) 2004-10-01 2009-11-17 Lockheed Martin Corporation Remote sensor processing system and method
US10592164B2 (en) 2017-11-14 2020-03-17 International Business Machines Corporation Portions of configuration state registers in-memory

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS564862A (en) * 1979-06-26 1981-01-19 Toshiba Corp Computer system
JPS59226971A (ja) * 1983-05-27 1984-12-20 アナロジツク・コ−ポレ−シヨン 全浮動小数点ベクトルプロセツサ
JPS61100852A (ja) * 1984-10-22 1986-05-19 Fujitsu Ltd デ−タ転送方式
US5708830A (en) * 1992-09-15 1998-01-13 Morphometrix Inc. Asynchronous data coprocessor utilizing systolic array processors and an auxiliary microprocessor interacting therewith
EP0853283A1 (en) * 1997-01-09 1998-07-15 Hewlett-Packard Company Computer system with memory controller for burst transfer
JPH10232826A (ja) * 1997-01-09 1998-09-02 Hewlett Packard Co <Hp> コンピュータ・システム
JPH1165989A (ja) * 1997-08-22 1999-03-09 Sony Computer Entertainment:Kk 情報処理装置

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4099236A (en) * 1977-05-20 1978-07-04 Intel Corporation Slave microprocessor for operation with a master microprocessor and a direct memory access controller
US6438683B1 (en) * 1992-07-28 2002-08-20 Eastman Kodak Company Technique using FIFO memory for booting a programmable microprocessor from a host computer

Patent Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS564862A (en) * 1979-06-26 1981-01-19 Toshiba Corp Computer system
EP0021365B1 (en) * 1979-06-26 1986-11-12 Kabushiki Kaisha Toshiba Data processing system with a slave computer
JPS59226971A (ja) * 1983-05-27 1984-12-20 アナロジツク・コ−ポレ−シヨン 全浮動小数点ベクトルプロセツサ
US4589067A (en) * 1983-05-27 1986-05-13 Analogic Corporation Full floating point vector processor with dynamically configurable multifunction pipelined ALU
JPS61100852A (ja) * 1984-10-22 1986-05-19 Fujitsu Ltd デ−タ転送方式
US5708830A (en) * 1992-09-15 1998-01-13 Morphometrix Inc. Asynchronous data coprocessor utilizing systolic array processors and an auxiliary microprocessor interacting therewith
EP0853283A1 (en) * 1997-01-09 1998-07-15 Hewlett-Packard Company Computer system with memory controller for burst transfer
JPH10232826A (ja) * 1997-01-09 1998-09-02 Hewlett Packard Co <Hp> コンピュータ・システム
JPH1165989A (ja) * 1997-08-22 1999-03-09 Sony Computer Entertainment:Kk 情報処理装置
US6427201B1 (en) * 1997-08-22 2002-07-30 Sony Computer Entertainment Inc. Information processing apparatus for entertainment system utilizing DMA-controlled high-speed transfer and processing of routine data

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2021503119A (ja) * 2017-11-14 2021-02-04 インターナショナル・ビジネス・マシーンズ・コーポレーションＩｎｔｅｒｎａｔｉｏｎａｌ Ｂｕｓｉｎｅｓｓ Ｍａｃｈｉｎｅｓ Ｃｏｒｐｏｒａｔｉｏｎ メモリベースの構成状態レジスタを提供するコンピュータ・プログラム、コンピュータ・システム、およびコンピュータ実装方法
JP2020038502A (ja) * 2018-09-04 2020-03-12 富士通株式会社 演算処理装置、情報処理装置及び情報処理装置の制御方法
JP7137058B2 (ja) 2018-09-04 2022-09-14 富士通株式会社 演算処理装置、情報処理装置及び情報処理装置の制御方法

Also Published As

Publication number Publication date
WO2000077626A1 (en) 2000-12-21
EP1104561A1 (en) 2001-06-06
EP1061438A1 (en) 2000-12-20

Similar Documents

Publication Publication Date Title
JP5283810B2 (ja) プロセッサおよびコプロセッサを含むコンピュータ・システム
US7920584B2 (en) Data processing system
US7904702B2 (en) Compound instructions in a multi-threaded processor
JP5989656B2 (ja) 処理クラスタ用の共有機能メモリ回路要素
TWI292553B (en) Processor, method for generating or manufacturing a processor, system for generating a processor, and computer-readable medium having stored thereon a computer program
JP7295104B2 (ja) メモリ・ネットワーク・プロセッサ
US20220179652A1 (en) Inserting null vectors into a stream of vectors
US20080082707A1 (en) Non-blocking bus controller for a pipelined, variable latency, hierarchical bus with point-to-point first-in first-out ordering
US20250036411A1 (en) Padding in a stream of matrix elements
US20170147345A1 (en) Multiple operation interface to shared coprocessor
WO2001016710A1 (en) Data processor
JP2003501775A (ja) プロセッサおよびコプロセッサを含むコンピュータ・アーキテクチャ
GB2330673A (en) Data processing apparatus
US7383424B1 (en) Computer architecture containing processor and decoupled coprocessor
Leibson et al. Configurable processors: a new era in chip design
US6327648B1 (en) Multiprocessor system for digital signal processing
US10963254B2 (en) Mechanism to queue multiple streams to run on streaming engine
WO2004092949A2 (en) Processing system with instruction-and thread-level parallelism
JP2004503872A (ja) 共同利用コンピュータシステム
US20230251970A1 (en) Padding and suppressing rows and columns of data
JP2004515856A (ja) ディジタル信号処理装置
WO2020237231A1 (en) Inserting predefined pad values into a stream of vectors
US12019561B2 (en) Pseudo-first in, first out (FIFO) tag line replacement
Meeuwsen A shared memory module for an asynchronous array of simple processors
Maier Reconfigurable Extension for CarCore

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20070529

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20100629

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20100906

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20110628

RD02 Notification of acceptance of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7422

Effective date: 20110708

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20111024

A524 Written submission of copy of amendment under article 19 pct

Free format text: JAPANESE INTERMEDIATE CODE: A524

Effective date: 20111024

A911 Transfer to examiner for re-examination before appeal (zenchi)

Free format text: JAPANESE INTERMEDIATE CODE: A911

Effective date: 20111027