JP2003348062A - クロック抽出回路 - Google Patents
クロック抽出回路Info
- Publication number
- JP2003348062A JP2003348062A JP2002154574A JP2002154574A JP2003348062A JP 2003348062 A JP2003348062 A JP 2003348062A JP 2002154574 A JP2002154574 A JP 2002154574A JP 2002154574 A JP2002154574 A JP 2002154574A JP 2003348062 A JP2003348062 A JP 2003348062A
- Authority
- JP
- Japan
- Prior art keywords
- data
- clock
- change point
- edge
- continuation
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Synchronisation In Digital Transmission Systems (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2002154574A JP2003348062A (ja) | 2002-05-28 | 2002-05-28 | クロック抽出回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2002154574A JP2003348062A (ja) | 2002-05-28 | 2002-05-28 | クロック抽出回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2003348062A true JP2003348062A (ja) | 2003-12-05 |
| JP2003348062A5 JP2003348062A5 (enExample) | 2005-08-11 |
Family
ID=29771349
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2002154574A Pending JP2003348062A (ja) | 2002-05-28 | 2002-05-28 | クロック抽出回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP2003348062A (enExample) |
-
2002
- 2002-05-28 JP JP2002154574A patent/JP2003348062A/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN110232886B (zh) | 两级判决反馈均衡器和包括两级判决反馈均衡器的显示器 | |
| US20120063557A1 (en) | Phase adjustment circuit, receiving apparatus and communication system | |
| US7936855B2 (en) | Oversampling data recovery circuit and method for a receiver | |
| CN113300799B (zh) | 适用于jesd204b协议的时钟同步方法、电路及逻辑设备 | |
| US6072370A (en) | Clock extraction circuit | |
| US7496779B2 (en) | Dynamically synchronizing a processor clock with the leading edge of a bus clock | |
| US6664859B1 (en) | State machine based phase-lock-loop for USB clock recovery | |
| JP4544858B2 (ja) | 多位相符号化プロトコルを利用するネットワークおよび方法 | |
| JP2018137694A (ja) | 半導体装置及びデータ同期方法 | |
| JPH10247903A (ja) | ビット同期回路 | |
| US6636080B2 (en) | Apparatus for detecting edges of input signal to execute signal processing on the basis of edge timings | |
| JP6378966B2 (ja) | 調歩同期式シリアルデータ取得装置及び調歩同期式シリアルデータ取得方法 | |
| CN108781080B (zh) | 分频电路、分路器电路、以及半导体集成电路 | |
| JP2003348062A (ja) | クロック抽出回路 | |
| US7321647B2 (en) | Clock extracting circuit and clock extracting method | |
| JP2012253584A (ja) | Ｃｄｒ回路、受信装置、および送受信システム | |
| JPH08237232A (ja) | データ乗換回路 | |
| JPH08237104A (ja) | ビット位相検出回路およびビット位相同期回路 | |
| JPH10145350A (ja) | インターコネクション回路 | |
| JP2003174484A (ja) | データ伝送システム及びそれに用いられるデータ送受信装置と、その方法 | |
| JP3767997B2 (ja) | ビット位相同期回路 | |
| JP2007123988A (ja) | 調歩同期通信用受信回路 | |
| JP2002374234A (ja) | ビット同期回路 | |
| JP2018074413A (ja) | 伝送装置、及び信号処理方法 | |
| JP2000174761A (ja) | 遅延量補正回路、ａｔｍ交換機および遅延量補正方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20050125 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20050125 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20060811 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20060815 |
|
| A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20070206 |