JP2003218420A - Method of manufacturing electronic component - Google Patents
Method of manufacturing electronic componentInfo
- Publication number
- JP2003218420A JP2003218420A JP2002016553A JP2002016553A JP2003218420A JP 2003218420 A JP2003218420 A JP 2003218420A JP 2002016553 A JP2002016553 A JP 2002016553A JP 2002016553 A JP2002016553 A JP 2002016553A JP 2003218420 A JP2003218420 A JP 2003218420A
- Authority
- JP
- Japan
- Prior art keywords
- substrate
- etching
- gas
- manufacturing
- electronic component
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 40
- 238000000034 method Methods 0.000 claims abstract description 32
- 239000000758 substrate Substances 0.000 claims description 107
- 238000005530 etching Methods 0.000 claims description 49
- 239000007789 gas Substances 0.000 claims description 41
- 239000012790 adhesive layer Substances 0.000 claims description 17
- 238000000227 grinding Methods 0.000 claims description 14
- 238000001312 dry etching Methods 0.000 claims description 13
- 230000002093 peripheral effect Effects 0.000 claims description 5
- BLIQUJLAJXRXSG-UHFFFAOYSA-N 1-benzyl-3-(trifluoromethyl)pyrrolidin-1-ium-3-carboxylate Chemical compound C1C(C(=O)O)(C(F)(F)F)CCN1CC1=CC=CC=C1 BLIQUJLAJXRXSG-UHFFFAOYSA-N 0.000 claims description 4
- 239000010410 layer Substances 0.000 description 49
- 230000000694 effects Effects 0.000 description 15
- 230000005284 excitation Effects 0.000 description 10
- 238000001514 detection method Methods 0.000 description 9
- 239000000463 material Substances 0.000 description 7
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 4
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 4
- 229910052451 lead zirconate titanate Inorganic materials 0.000 description 4
- 238000004544 sputter deposition Methods 0.000 description 4
- 239000010936 titanium Substances 0.000 description 4
- 229910052719 titanium Inorganic materials 0.000 description 4
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 3
- 230000001154 acute effect Effects 0.000 description 3
- 238000005336 cracking Methods 0.000 description 3
- 239000010931 gold Substances 0.000 description 3
- 229910052737 gold Inorganic materials 0.000 description 3
- 229910052710 silicon Inorganic materials 0.000 description 3
- 239000010703 silicon Substances 0.000 description 3
- 230000002411 adverse Effects 0.000 description 2
- 238000011109 contamination Methods 0.000 description 2
- 230000007547 defect Effects 0.000 description 2
- 239000011521 glass Substances 0.000 description 2
- 229910000480 nickel oxide Inorganic materials 0.000 description 2
- GNRSAWUEBMWBQH-UHFFFAOYSA-N oxonickel Chemical compound [Ni]=O GNRSAWUEBMWBQH-UHFFFAOYSA-N 0.000 description 2
- 230000001737 promoting effect Effects 0.000 description 2
- 239000002904 solvent Substances 0.000 description 2
- 230000001629 suppression Effects 0.000 description 2
- 238000001771 vacuum deposition Methods 0.000 description 2
- SHWZFQPXYGHRKT-FDGPNNRMSA-N (z)-4-hydroxypent-3-en-2-one;nickel Chemical compound [Ni].C\C(O)=C\C(C)=O.C\C(O)=C\C(C)=O SHWZFQPXYGHRKT-FDGPNNRMSA-N 0.000 description 1
- VYZAMTAEIAYCRO-UHFFFAOYSA-N Chromium Chemical compound [Cr] VYZAMTAEIAYCRO-UHFFFAOYSA-N 0.000 description 1
- 239000012670 alkaline solution Substances 0.000 description 1
- 238000004380 ashing Methods 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 229910052804 chromium Inorganic materials 0.000 description 1
- 239000011651 chromium Substances 0.000 description 1
- 229910000428 cobalt oxide Inorganic materials 0.000 description 1
- IVMYJDGYRUAWML-UHFFFAOYSA-N cobalt(ii) oxide Chemical compound [Co]=O IVMYJDGYRUAWML-UHFFFAOYSA-N 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 238000002474 experimental method Methods 0.000 description 1
- 238000010030 laminating Methods 0.000 description 1
- HFGPZNIAWCZYJU-UHFFFAOYSA-N lead zirconate titanate Chemical compound [O-2].[O-2].[O-2].[O-2].[O-2].[Ti+4].[Zr+4].[Pb+2] HFGPZNIAWCZYJU-UHFFFAOYSA-N 0.000 description 1
- CPLXHLVBOLITMK-UHFFFAOYSA-N magnesium oxide Inorganic materials [Mg]=O CPLXHLVBOLITMK-UHFFFAOYSA-N 0.000 description 1
- 239000000395 magnesium oxide Substances 0.000 description 1
- AXZKOIWUVFPNLO-UHFFFAOYSA-N magnesium;oxygen(2-) Chemical compound [O-2].[Mg+2] AXZKOIWUVFPNLO-UHFFFAOYSA-N 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 238000002488 metal-organic chemical vapour deposition Methods 0.000 description 1
- 239000003960 organic solvent Substances 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 239000011347 resin Substances 0.000 description 1
- 229920005989 resin Polymers 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 238000005728 strengthening Methods 0.000 description 1
- 230000008016 vaporization Effects 0.000 description 1
Landscapes
- Gyroscopes (AREA)
Abstract
Description
【0001】[0001]
【発明の属する技術分野】本発明は、各種電子部品の製
造方法に関するものであり、特に、小型化に対応した電
子部品の製造方法に関するものである。BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method for manufacturing various electronic components, and more particularly to a method for manufacturing electronic components that are compatible with miniaturization.
【0002】[0002]
【従来の技術】従来の電子部品の製造方法としては、例
えば下記のものがある。2. Description of the Related Art As a conventional method of manufacturing an electronic component, there are the following methods, for example.
【0003】すなわち、電子部品の素子とは、シリコン
基板やガラス基板などの平らな板上の材料の表面に金
属、誘電体、半導体などの材料を順次積層及びパターン
処理することにより電子回路を形成したものであるが、
通常、複数の電子素子を同時に形成するためには、例え
ば、シリコン基板の表面に複数の電子素子を一括して形
成し、後に、ダイシングブレードなどを用いて各電子素
子を個片に切り出して製造している。That is, an element of an electronic component is an electronic circuit formed by sequentially laminating and patterning a material such as a metal, a dielectric or a semiconductor on the surface of a material on a flat plate such as a silicon substrate or a glass substrate. It was done,
Usually, in order to form a plurality of electronic elements at the same time, for example, a plurality of electronic elements are collectively formed on the surface of a silicon substrate, and then each electronic element is cut into individual pieces using a dicing blade or the like. is doing.
【0004】[0004]
【発明が解決しようとする課題】上記製造方法によれ
ば、電子部品を小型化する場合厚みの薄い基板を用いて
その表面に電子素子を一括して形成し、その後各電子素
子をダイシングブレードなどにより個片に切り出すこと
になる。しかし、各電子素子を個片に切り出しているの
で、その結果として生産性が悪いという問題があった。According to the above manufacturing method, when miniaturizing electronic components, a thin substrate is used to collectively form electronic elements on the surface thereof, and then each electronic element is formed into a dicing blade or the like. Will be cut into individual pieces. However, since each electronic element is cut into individual pieces, there is a problem that productivity is poor as a result.
【0005】そこで本発明は、生産性の高い電子部品の
製造方法を提供することを目的とする。Therefore, an object of the present invention is to provide a method of manufacturing an electronic component with high productivity.
【0006】[0006]
【課題を解決するための手段】この目的を達成するため
に、本発明の請求項1に記載の発明は、基板の表面に複
数の電子素子を形成する第一の工程と、前記電子素子の
外周に沿って前記基板の表面側に溝を形成する第二の工
程と、基板の裏面側から基板の一部を前記溝に到達する
まで除去して前記複数の電子素子を互いに分離する第三
の工程を有する電子部品の製造方法であり、基板の裏面
側より基板の一部を除去することにより基板に複数形成
した電子素子を個片に分離することができるため効率的
に生産することができるという作用効果を奏する。In order to achieve this object, the invention according to claim 1 of the present invention comprises a first step of forming a plurality of electronic elements on the surface of a substrate, and a step of forming the electronic elements. A second step of forming a groove on the front surface side of the substrate along the outer circumference, and a third step of separating the plurality of electronic elements from each other by removing a part of the substrate from the back surface side of the substrate until the groove is reached. It is a method of manufacturing an electronic component having the steps of, and by removing a part of the substrate from the back surface side of the substrate, it is possible to separate the electronic elements formed on the substrate into individual pieces, so that the production can be performed efficiently. There is an effect that it can.
【0007】加えて、基板に電子素子を形成する工程に
おいて基板は十分な厚みを有しており後に基板の裏面側
より基板の一部を除去することにより基板を所望厚みに
するため、基板の厚みが薄い小型の電子素子であっても
割れ不良を低減することができ、その結果、生産性の向
上に寄与することができるという作用効果も奏する。In addition, since the substrate has a sufficient thickness in the step of forming an electronic element on the substrate, the substrate is made to have a desired thickness by removing a part of the substrate from the back side of the substrate later. Even with a small-sized electronic element having a small thickness, cracking defects can be reduced, and as a result, it is possible to contribute to improvement in productivity.
【0008】請求項2に記載の発明は、第二の工程は、
前記溝を形成する基板の表面を除いてレジストマスクを
形成する工程と、ドライエッチングを行う工程と、前記
レジストマスクを除去する工程を有する請求項1に記載
の電子部品の製造方法であり、所望の基板の表面に溝を
効率的に形成することができるという作用効果を奏す
る。In the second aspect of the invention, the second step is
The method of manufacturing an electronic component according to claim 1, further comprising: a step of forming a resist mask except a surface of the substrate on which the groove is formed, a step of performing dry etching, and a step of removing the resist mask. There is an effect that the groove can be efficiently formed on the surface of the substrate.
【0009】請求項3に記載の発明は、レジストマスク
を除去する工程を第三工程の後に行う請求項2に記載の
電子部品の製造方法であり、基板の一部を除去する工程
の際レジストマスクの下部の電子素子を損傷や汚染から
保護することができるという作用効果を奏する。The invention according to claim 3 is the method of manufacturing an electronic component according to claim 2, wherein the step of removing the resist mask is performed after the third step, and the resist is used in the step of removing a part of the substrate. The electronic device under the mask can be protected from damage and contamination.
【0010】請求項4に記載の発明は、ドライエッチン
グは少なくとも2種類のガスを用いて行う請求項2また
は請求項3に記載の電子部品の製造方法であり、2種類
のガスを用いることにより、ガスの種類によってエッチ
ングの状態を変えることができるので、溝の形状を制御
することができるという作用効果を奏する。The invention according to claim 4 is the method of manufacturing an electronic component according to claim 2 or 3, wherein the dry etching is performed using at least two kinds of gas. Since the etching state can be changed depending on the type of gas, there is an effect that the shape of the groove can be controlled.
【0011】請求項5に記載の発明は、ドライエッチン
グに用いるガスは少なくとも1種類がエッチングを促進
するガスであり、他の少なくとも1種類はエッチングを
抑制するガスである請求項4に記載の電子部品の製造方
法であり、エッチングを促進するガスとエッチングを抑
制するガスを用いることにより溝を部分的にエッチング
を強くしたり、弱くしたりすることが可能になり、請求
項4の作用効果を補完するものである。According to a fifth aspect of the invention, at least one type of gas used for dry etching is a gas that promotes etching, and the other at least one type is a gas that suppresses etching. It is a method of manufacturing a component, and by using a gas that promotes etching and a gas that suppresses etching, it is possible to partially strengthen or weaken the etching of the groove. It is a complement.
【0012】請求項6に記載の発明は、エッチングはエ
ッチングを促進するガスとエッチングを抑制するガスの
混合ガスを用いて行い、基板の表面から溝を深く掘り下
げるに従って前記エッチングを促進するガスの混合比率
を高くしてエッチングを行う請求項5に記載の電子部品
の製造方法であり、基板の表面から深く掘り下げるに従
ってエッチングを強く行うと、溝の底面と側面の内角は
鋭角になるものであり、これにより、後の工程で接着層
を介して前記基板とダミー基板を接合したときにはその
接合強度が強固になるという作用効果を奏するものであ
り、加えて、基板の一部を除去する工程において研削を
行う際溝の側面と研削面の角部にチッピングが起きにく
いという作用効果を奏する。According to a sixth aspect of the present invention, etching is performed using a mixed gas of a gas that promotes etching and a gas that suppresses etching, and the gas that promotes etching is mixed as a groove is deeply dug from the surface of the substrate. The method for manufacturing an electronic component according to claim 5, wherein the etching is performed at a high ratio, and when the etching is strongly performed as the substrate is deeply dug, the inner angle between the bottom surface and the side surface of the groove becomes an acute angle. This has the effect of strengthening the bonding strength when the substrate and the dummy substrate are bonded via the adhesive layer in a later step, and in addition, in the step of removing a part of the substrate, grinding is performed. When performing, chipping is less likely to occur at the side surface of the groove and the corner portion of the ground surface.
【0013】請求項7に記載の発明は、エッチングはエ
ッチングを促進するガスとエッチングを抑制するガスを
交互に切り替えて繰り返し行い、基板の表面から溝を深
く掘り下げるに従って前記エッチングを促進するガスの
切り替え時間を多くしてエッチングを行う請求項5に記
載の電子部品の製造方法であり、基板の表面から深く掘
り下げるに従ってエッチングを強く行うと、溝の底面と
側面の内角は鋭角になるものであり、請求項6と同様の
作用効果を奏する。According to a seventh aspect of the present invention, etching is performed by alternately switching between a gas that promotes etching and a gas that suppresses etching, and the gas that promotes etching is switched as the groove is dug deeper from the surface of the substrate. The method for manufacturing an electronic component according to claim 5, wherein etching is performed for a long time, and when the etching is strongly performed as the substrate is deeply dug, the inner angles of the bottom surface and the side surface of the groove are acute angles. The same effect as that of the sixth aspect is achieved.
【0014】請求項8に記載の発明は、ドライエッチン
グを行った後、ガスとして2弗化キセノンを用いさらに
ドライエッチングを行う請求項2または請求項3に記載
の電子部品の製造方法であり、2弗化キセノンをドライ
エッチングのガスとして用いると、溝の内壁を部分的に
広げることが可能になるという作用効果を奏するもので
あり、基板の一部を除去する工程において研削を行う際
チッピングを起こしたくない場合、もしくは溝の側面が
基板の裏面に対し垂直に構成したい場合に有効である。The invention according to claim 8 is the method for producing an electronic component according to claim 2 or 3, wherein after dry etching is performed, xenon difluoride is further used as gas. When xenon difluoride is used as a gas for dry etching, it has an effect that it is possible to partially widen the inner wall of the groove, and chipping occurs during grinding in the step of removing a part of the substrate. This is effective when it is desired not to raise it or when it is desired to form the side surface of the groove perpendicular to the back surface of the substrate.
【0015】請求項9に記載の発明は、第三の工程にお
いて基板の一部を除去する方法として、ダミー基板を用
いて少なくとも電子素子の表面と前記ダミー基板とを接
着層を介して接続し、基板の裏面側から研削により行う
請求項1に記載の電子部品の製造方法であり、ダミー基
板を接続することにより基板の強度は強固になり、基板
の一部を研削により除去することがより容易になる作用
効果を奏する。加えて、接着層により接続されているの
で複数の素子が互いに分離されてもバラバラになること
がなく、被実装体に実装する際各電子素子を容易に取り
出すことができるという作用効果を奏する。According to a ninth aspect of the present invention, as a method of removing a part of the substrate in the third step, a dummy substrate is used to connect at least the surface of the electronic element and the dummy substrate through an adhesive layer. The method of manufacturing an electronic component according to claim 1, wherein the back side of the substrate is ground, and the strength of the substrate is strengthened by connecting the dummy substrate, and a part of the substrate can be removed by grinding. Has the effect of facilitating. In addition, since the plurality of elements are separated from each other because they are connected by the adhesive layer, there is an effect that each electronic element can be easily taken out when mounted on the mounted body.
【0016】請求項10に記載の発明は、接着層を電子
素子の表面と少なくとも前記電子素子の外周面に形成す
る請求項9に記載の電子部品の製造方法であり、接着層
を確実に電子素子の外周面に形成することにより電子素
子は強固にダミー基板に接合されるものとなり、基板の
裏面側より基板の一部を除去するため研削を行う場合ダ
ミー基板と電子素子がずれることを防止することがで
き、その結果、均一な基板の除去を行うことができると
いう作用効果を奏する。According to a tenth aspect of the present invention, there is provided a method of manufacturing an electronic component according to the ninth aspect, wherein an adhesive layer is formed on the surface of the electronic element and at least the outer peripheral surface of the electronic element. By forming it on the outer peripheral surface of the element, the electronic element is firmly bonded to the dummy substrate, and when grinding is performed to remove a part of the substrate from the back side of the substrate, the dummy substrate and the electronic element are prevented from shifting. As a result, there is an effect that the substrate can be removed uniformly.
【0017】さらに、溝の側面にも接着層を形成するこ
とにより上記接合の強度はさらに向上するため上記作用
効果をさらに高めることができるものである。Further, by forming an adhesive layer also on the side surface of the groove, the strength of the above-mentioned bonding is further improved, so that the above-mentioned function and effect can be further enhanced.
【0018】[0018]
【発明の実施の形態】以下、本発明の電子部品の製造方
法について実施の形態および図面を用いて説明する。な
お電子部品として角速度センサを用いた。BEST MODE FOR CARRYING OUT THE INVENTION A method for manufacturing an electronic component of the present invention will be described below with reference to embodiments and the drawings. An angular velocity sensor was used as the electronic component.
【0019】図1は本発明の一実施の形態である角速度
センサの斜視図であり、図2は同分解斜視図である。音
叉形状の基板1上に、バッファ層2、下部電極層3、圧
電層4、上部電極層5、補助電極6を順次設けている。FIG. 1 is a perspective view of an angular velocity sensor according to an embodiment of the present invention, and FIG. 2 is an exploded perspective view of the same. A buffer layer 2, a lower electrode layer 3, a piezoelectric layer 4, an upper electrode layer 5, and an auxiliary electrode 6 are sequentially provided on a tuning fork-shaped substrate 1.
【0020】さて、ここでこの角速度センサが角速度を
検出する時の動作について図1および図2を用いて少し
説明する。Now, the operation when the angular velocity sensor detects the angular velocity will be briefly described with reference to FIGS. 1 and 2.
【0021】図1および図2に示す上部電極層5は、励
振電極5A、検出電極5Bに分割されており、それぞれ
下部電極層3とともに圧電層4を挟むように対向してい
る。この励振電極5Aと下部電極層3との間に電圧を加
えると、励振電極5Aと下部電極層3に挟まれた圧電層
4の部分が伸縮することにより基板1に設けられた2本
の腕部10A及び10Bの形状が歪み、その結果、音叉
の水平方向に振動が起こる。このとき、この音叉の腕と
平行方向を軸とする角速度が発生すると、腕部10A,
10Bにはこの軸と振動方向の共に垂直な方向へたわみ
が発生する。そしてこのたわみの大きさに応じて圧電層
4が帯電するので、この帯電量を検出電極5Bにより検
出することによって角速度の大きさを検出することがで
きる。The upper electrode layer 5 shown in FIGS. 1 and 2 is divided into an excitation electrode 5A and a detection electrode 5B, which face each other so as to sandwich the piezoelectric layer 4 together with the lower electrode layer 3. When a voltage is applied between the excitation electrode 5A and the lower electrode layer 3, the portion of the piezoelectric layer 4 sandwiched between the excitation electrode 5A and the lower electrode layer 3 expands and contracts, and thus the two arms provided on the substrate 1 The shapes of the parts 10A and 10B are distorted, and as a result, vibration occurs in the horizontal direction of the tuning fork. At this time, when an angular velocity about the direction parallel to the arm of the tuning fork is generated, the arm 10A,
Deflection occurs in 10B in a direction perpendicular to both the axis and the vibration direction. Since the piezoelectric layer 4 is charged according to the amount of this deflection, the magnitude of the angular velocity can be detected by detecting this amount of charge by the detection electrode 5B.
【0022】次に、本一実施の形態の製造方法について
図3〜図20を用いて説明する。Next, the manufacturing method of the present embodiment will be described with reference to FIGS.
【0023】図3は本一実施の形態による角速度センサ
の製造方法の流れを示す図であり、図4〜図20はそれ
ぞれ製造工程を示す断面図及び斜視図である。FIG. 3 is a diagram showing a flow of a method of manufacturing an angular velocity sensor according to the present embodiment, and FIGS. 4 to 20 are a sectional view and a perspective view showing a manufacturing process, respectively.
【0024】まず、図4において基板1の表面に酸化ニ
ッケル、酸化コバルト、酸化マグネシウム、チタンのい
ずれかの材料を用いたバッファ層2を形成する(図3
A)。形成方法としてはMOCVD法が挙げられる。例
えば、酸化ニッケルのバッファ層2を形成する場合ニッ
ケルアセチルアセトナトを昇華気化させたガスを用いる
ことにより得ることができる。また、チタンを用いる場
合は上記方法に加えてスパッタリングの方法も用いるこ
とができる。First, in FIG. 4, a buffer layer 2 made of any one of nickel oxide, cobalt oxide, magnesium oxide, and titanium is formed on the surface of the substrate 1 (FIG. 3).
A). As a forming method, a MOCVD method can be mentioned. For example, when the buffer layer 2 of nickel oxide is formed, it can be obtained by using a gas obtained by sublimating and vaporizing nickel acetylacetonate. When titanium is used, a sputtering method can be used in addition to the above method.
【0025】次に図5でバッファ層2の表面に下部電極
層3を形成する(図3B)。材料としてPtを用い、ス
パッタリングや真空蒸着などの方法により形成する。Next, the lower electrode layer 3 is formed on the surface of the buffer layer 2 in FIG. 5 (FIG. 3B). Pt is used as a material and is formed by a method such as sputtering or vacuum deposition.
【0026】ついで図6で下部電極層3の表面に圧電層
4を形成する(図3C)。材料として例えば、チタン酸
ジルコン酸鉛(以下PZTと記す)などの圧電材料を用
い、スパッタリングにて形成する。Then, the piezoelectric layer 4 is formed on the surface of the lower electrode layer 3 in FIG. 6 (FIG. 3C). As the material, for example, a piezoelectric material such as lead zirconate titanate (hereinafter referred to as PZT) is used and is formed by sputtering.
【0027】次に圧電層4の表面に材料として金を用い
スパッタリング、真空蒸着などの方法により上部電極層
5を形成したのが図7である(図3D)。ここでPZT
よりなる圧電層4と金よりなる上部電極層5との間にチ
タンやクロムの層を形成することにより圧電層4と上部
電極層5の密着強度をさらに向上させることができる。
すなわち、上記材料はPZTとの密着性に優れ、かつ、
金とは強固な拡散層を形成するため密着強度を向上させ
ることができるものである。発明者らの実験では、例え
ばチタンを用いた場合20〜100オングストローム程
度の膜厚の層を形成することにより十分な密着性を得る
ことができた。Next, FIG. 7 shows that the upper electrode layer 5 was formed on the surface of the piezoelectric layer 4 by using gold as a material by a method such as sputtering or vacuum deposition (FIG. 3D). PZT here
The adhesion strength between the piezoelectric layer 4 and the upper electrode layer 5 can be further improved by forming a titanium or chromium layer between the piezoelectric layer 4 made of gold and the upper electrode layer 5 made of gold.
That is, the above materials have excellent adhesion to PZT, and
Since gold forms a strong diffusion layer, the adhesion strength can be improved. In the experiments by the inventors, for example, when titanium was used, sufficient adhesion could be obtained by forming a layer having a film thickness of about 20 to 100 Å.
【0028】続いて図8〜図16は特に腕部10A,1
0Bの断面図を示している。Next, FIG. 8 to FIG. 16 show particularly the arm portions 10A, 1
0B shows a cross-sectional view.
【0029】まず、図8で上部電極層5の励振電極5
A、検出電極5Bを形成する部分に素子形成用レジスト
膜7を形成する(図3E)。この形成方法としては感光
性樹脂を用いた一般的なフォトリソ法を用いることがで
きる。First, in FIG. 8, the excitation electrode 5 of the upper electrode layer 5 is
A, the element forming resist film 7 is formed on the portion where the detection electrode 5B is formed (FIG. 3E). As a method of forming this, a general photolithography method using a photosensitive resin can be used.
【0030】次に図9でドライエッチングにて素子形成
用レジスト膜7で覆われている以外の領域の上部電極層
5および圧電層4の除去を行うことにより励振電極5A
および検出電極5Bを形成する(図3F)。このとき次
の素子形成用レジスト膜7の除去工程で用いる除去用溶
剤や、後の工程により下部電極層3と圧電層4の界面が
侵されることを防止するために下部電極層3が表出しな
いよう圧電層4の底面に至る直前で圧電層4の除去を終
了させる。Next, in FIG. 9, the upper electrode layer 5 and the piezoelectric layer 4 in the region other than the region covered with the element forming resist film 7 are removed by dry etching to remove the excitation electrode 5A.
And the detection electrode 5B is formed (FIG. 3F). At this time, the removal solvent used in the next step of removing the element forming resist film 7 and the lower electrode layer 3 are exposed to prevent the interface between the lower electrode layer 3 and the piezoelectric layer 4 from being attacked in a later step. The removal of the piezoelectric layer 4 is ended immediately before reaching the bottom surface of the piezoelectric layer 4 so as not to do so.
【0031】ついで図10で素子形成用レジスト膜7を
除去する(図3G)。これにより上部電極層5は励振電
極5Aと検出電極5Bに分離される。Then, the element forming resist film 7 is removed in FIG. 10 (FIG. 3G). As a result, the upper electrode layer 5 is separated into the excitation electrode 5A and the detection electrode 5B.
【0032】素子形成用レジスト膜7の除去用溶剤とし
ては有機溶剤やアルカリ溶液を用いて行うことができ
る。また、酸素アッシング等の方法も用いることができ
る。As a solvent for removing the element forming resist film 7, an organic solvent or an alkaline solution can be used. Also, a method such as oxygen ashing can be used.
【0033】次に図11にて、素子形成用レジスト膜7
で覆われていた励振電極5A及び検出電極5Bおよび圧
電層4の下部において、これら励振電極5A、検出電極
5Bの垂直下方から外方に残る表面部分を覆うレジスト
マスク8を形成する(図3H)。このとき図12に示す
ように個々の電子素子13が分離するようにレジストマ
スク8の外周は他のどの電子素子13とも連結されてい
ないようにする。これにより以下の作用効果を奏する。
すなわち、レジストマスク8が他の電子素子13と連結
していないので、後の工程で基板1の裏面側から基板1
の一部の除去を行ったとき、電子素子13は後述する接
着層12のみを介して他の電子素子13と接続されてい
ることになる。したがって、この接着層12を除去する
ことにより各電子素子13を一括して分離することがで
きるものである。Next, referring to FIG. 11, an element forming resist film 7 is formed.
A resist mask 8 is formed below the excitation electrode 5A, the detection electrode 5B, and the piezoelectric layer 4, which are covered with the above, so as to cover the surface portions of the excitation electrode 5A and the detection electrode 5B that remain outside from the vertical lower side (FIG. 3H). . At this time, the outer periphery of the resist mask 8 is not connected to any other electronic element 13 so that the individual electronic elements 13 are separated as shown in FIG. As a result, the following operational effects are achieved.
That is, since the resist mask 8 is not connected to the other electronic elements 13, the substrate 1 can be transferred from the back surface side of the substrate 1 in a later step.
When a part of is removed, the electronic element 13 is connected to the other electronic element 13 only through the adhesive layer 12 described later. Therefore, by removing the adhesive layer 12, the electronic elements 13 can be separated at once.
【0034】なお、レジストマスク8の形成方法は上記
素子形成用レジスト膜7の場合と同様である。The method for forming the resist mask 8 is the same as that for the element forming resist film 7.
【0035】続いて、図12でドライエッチングにより
圧電層4、下部電極層3およびバッファ層2を除去する
(図3I)。Subsequently, in FIG. 12, the piezoelectric layer 4, the lower electrode layer 3 and the buffer layer 2 are removed by dry etching (FIG. 3I).
【0036】さらに図13に示すように基板1をドライ
エッチングする。このとき、ドライエッチングは、少な
くとも2種類のガスを用いる。2種類のガスとは、エッ
チングの条件が変わるガスであり、例えば、エッチング
を促進するガスとしてSF6、エッチングを抑制するガ
スとしてC4F8を用いる。Further, as shown in FIG. 13, the substrate 1 is dry-etched. At this time, dry etching uses at least two kinds of gases. The two kinds of gas are gases whose etching conditions change, and for example, SF 6 is used as a gas for promoting etching and C 4 F 8 is used as a gas for suppressing etching.
【0037】エッチングの際には、これらガスを同時に
混ぜるか、交互にガスを切り替えながら徐々にエッチン
グを行う。ガスを同時に混ぜた場合には、その混合比率
によってエッチングの抑制と促進が制御され、部分的に
エッチングが進まなくなったり、進むようになったりす
る。これをうまく制御すれば、エッチングは垂直下方の
みに進むようになり、溝9の底面と側面の内角をほぼ直
角にすることができる。At the time of etching, these gases are mixed at the same time, or the gases are alternately switched and gradually etched. When the gases are mixed at the same time, the suppression and promotion of etching are controlled by the mixing ratio, so that the etching does not progress or partially proceeds. If this is controlled well, the etching will proceed only vertically downward, and the inner angles of the bottom surface and the side surface of the groove 9 can be made substantially right angles.
【0038】また、エッチングが進むにつれてエッチン
グ促進ガスの混合比を増やすことにより溝9の底面と側
面の内角を鋭角にすることができる。Further, the inner angle between the bottom surface and the side surface of the groove 9 can be made acute by increasing the mixing ratio of the etching promoting gas as the etching progresses.
【0039】一方、これら2種類のガスを交互に切り替
えてエッチング促進とエッチング抑制を交互に切り替え
た場合もこの切り替え比を制御することにより同様に溝
9の形状を制御することができる。On the other hand, when these two kinds of gases are alternately switched to alternately switch the etching promotion and the etching suppression, the shape of the groove 9 can be similarly controlled by controlling the switching ratio.
【0040】ここで、基板1をエッチングする量は最終
的に必要とする基板1の厚みより深くなるようエッチン
グ量を多めに設定する。このようにすれば図13に示す
ように腕部10A,10Bの裏面側の方が幅の狭い台形
形状となる。Here, the etching amount of the substrate 1 is set to be larger than the finally required thickness of the substrate 1. In this way, as shown in FIG. 13, the back sides of the arms 10A and 10B have a trapezoidal shape with a narrower width.
【0041】次に、図14に示すようにダミー基板11
と基板1を接着する(図3J)。このとき、溝9を形成
する際に形成したレジストマスク8は除去せずに基板1
とダミー基板11との接着を行う。すなわち、図13の
後レジストマスク8を除去せず図14に示すように接着
層12を介してダミー基板11と接続する。後の工程で
基板1の一部を除去した後レジストマスク8を除去す
る。このとき必要であれば、電子素子13に付着した接
着層12の残留物も除去する。Next, as shown in FIG. 14, the dummy substrate 11
And the substrate 1 are bonded (FIG. 3J). At this time, the substrate 1 without removing the resist mask 8 formed when forming the groove 9
And the dummy substrate 11 are bonded. That is, the resist mask 8 is not removed after the step of FIG. 13 and is connected to the dummy substrate 11 via the adhesive layer 12 as shown in FIG. After removing a part of the substrate 1 in a later step, the resist mask 8 is removed. At this time, if necessary, the residue of the adhesive layer 12 attached to the electronic element 13 is also removed.
【0042】上記の製造工程によれば、励振電極5Aと
検出電極5Bを構成する上部電極層5は後の工程で個々
の電子素子13に分離されるまでレジストマスク8で覆
われることになるので、上部電極層5の破損や汚染を低
減できるのである。According to the above manufacturing process, the upper electrode layer 5 forming the excitation electrode 5A and the detection electrode 5B is covered with the resist mask 8 until it is separated into individual electronic elements 13 in a later process. Therefore, damage and contamination of the upper electrode layer 5 can be reduced.
【0043】また、このレジストマスク8を除去する工
程(図3M)をダミー基板11へ貼り付ける工程(図3
J)の前に行うことも可能である。The step of removing the resist mask 8 (FIG. 3M) is attached to the dummy substrate 11 (FIG. 3).
It is also possible to do it before J).
【0044】さて、上記接着層12は電子素子13の表
面と少なくとも前記電子素子13の外周面に形成され
る。ここで、基板1とダミー基板11との接合強度をさ
らに向上させるためには接着層12は台形形状となった
腕部10A,10Bの間(溝9)にも十分入り込むよう
な量が望ましく、接着層12の固着後には図14のよう
に台形形状の腕部10A,10Bが接着層12に食い込
むよう固着されるため接合強度をさらに向上させること
ができる。The adhesive layer 12 is formed on the surface of the electronic element 13 and at least on the outer peripheral surface of the electronic element 13. Here, in order to further improve the bonding strength between the substrate 1 and the dummy substrate 11, it is desirable that the adhesive layer 12 sufficiently penetrates between the trapezoidal arms 10A and 10B (groove 9). After the adhesive layer 12 is fixed, the trapezoidal arms 10A and 10B are fixed so as to bite into the adhesive layer 12 as shown in FIG. 14, so that the bonding strength can be further improved.
【0045】なお、図14では電子素子の一つについて
示したが、実際には図17のように、電子素子が形成さ
れた基板1の面とダミー基板11が向かい合うようにし
て接着層12によって固着される。Although FIG. 14 shows one of the electronic elements, in practice, as shown in FIG. 17, the dummy substrate 11 and the surface of the substrate 1 on which the electronic elements are formed face each other by the adhesive layer 12. It is fixed.
【0046】さて、ダミー基板11としては、平坦な表
面を有し、かつ、基板1の除去による機械的ストレスに
耐えられる強度を有しているものであればよく、例え
ば、ガラス、シリコン基板、SUS基板等を用いること
ができる。The dummy substrate 11 may be any one as long as it has a flat surface and is strong enough to withstand the mechanical stress caused by the removal of the substrate 1. For example, glass, silicon substrate, A SUS substrate or the like can be used.
【0047】次に、図15に示すように基板1の裏面側
から基板1の一部を除去する(図3K)。この方法とし
ては研削が挙げられ、高精度に基板1の厚みを制御する
ことができる。このとき図13に示すように研削する量
は基板1が最終的に必要とする量となるように設定す
る。このようにすれば、製造工程において基板1に応力
などの負荷がかかる上部電極層5、圧電層4、下部電極
層3、バッファ層2及び基板1のエッチング工程は基板
1が厚い状態で加工できるので、基板1の割れを極力減
らすことができる。Next, as shown in FIG. 15, a part of the substrate 1 is removed from the back surface side of the substrate 1 (FIG. 3K). Grinding is mentioned as this method, and the thickness of the substrate 1 can be controlled with high accuracy. At this time, as shown in FIG. 13, the amount of grinding is set so as to be the amount finally required by the substrate 1. By doing so, the etching process of the upper electrode layer 5, the piezoelectric layer 4, the lower electrode layer 3, the buffer layer 2 and the substrate 1 which applies a load such as stress to the substrate 1 in the manufacturing process can be processed in a thick state of the substrate 1. Therefore, cracking of the substrate 1 can be reduced as much as possible.
【0048】この研削は、研削量が進んで溝9が貫通し
ても所定の基板厚さになるまである程度進める必要があ
るが、上述のようにダミー基板11には接着層12によ
って、電子素子13の表面と少なくとも前記電子素子1
3の外周面に固着されているので、図18に示すよう
に、個別の電子素子13に分離された後に、さらに基板
1の厚みをあわせるためにしばらく研削を続けても、個
別の電子素子13はバラバラになることがない。This grinding needs to be carried out to some extent until the predetermined substrate thickness is reached even if the amount of grinding progresses and the groove 9 penetrates. 13 surface and at least the electronic device 1
Since it is fixed to the outer peripheral surface of the substrate 3, the individual electronic devices 13 are separated from each other as shown in FIG. 18 even if grinding is continued for a while to further adjust the thickness of the substrate 1. Will never fall apart.
【0049】また、上述のように研削を進める側の基板
1の外周は逆側よりも小さい台形形状とすることによ
り、溝9が貫通してからさらに研削を進めても溝9の側
面と研削面の角部(図15のa部)を破損することが少
なくなるのである。Further, as described above, the outer periphery of the substrate 1 on the side where the grinding is advanced has a trapezoidal shape smaller than that on the opposite side, so that even if the grinding is further performed after the groove 9 penetrates, the side surface of the groove 9 and the grinding are performed. It is less likely that the corner portion of the surface (a portion in FIG. 15) will be damaged.
【0050】ここで、基板1が台形形状になってしまう
と、角速度センサの周波数特性などに影響を与えるなど
不都合な場合には、次のように行う。すなわち、図19
に示すように、基板1を途中まで垂直下方にエッチング
し、最終的に必要とする厚みの少し手前のところまでエ
ッチングが進んだとき、エッチング条件を変更して、エ
ッチングが基板1の側壁側に広がるように行うのである
(図19のa部)。これにより基板1の裏面側より研削
を進めて溝9が貫通しても溝9の側面と研削面の角部
(図19のa部)の破損を低減でき、また、基板1の大
部分に於いて垂直な面を持つ立体とすることができる。
その結果、周波数特性に悪影響を与えるなどの不都合が
起こりにくいという作用効果を奏する。なお、エッチン
グ条件を変えてエッチングが基板1の側壁側に広がるよ
うに行う方法は、エッチングのガスに2弗化キセノンを
用いる方法があり、これにより溝9の底面付近のみを図
19のa部のように側壁側に広げることが可能になる。In the case where the substrate 1 having a trapezoidal shape has an adverse effect on the frequency characteristics of the angular velocity sensor and the like, the following process is performed. That is, FIG.
As shown in FIG. 3, when the substrate 1 is etched vertically downward, and when the etching progresses to a point just before the finally required thickness, the etching conditions are changed so that the etching is performed on the side wall of the substrate 1. It is performed so that it spreads (a portion in FIG. 19). As a result, even if grinding is advanced from the back surface side of the substrate 1 and the groove 9 penetrates, damage to the side surface of the groove 9 and the corner portion (a portion in FIG. 19) of the ground surface can be reduced, and most of the substrate 1 It can be a solid with a vertical surface.
As a result, there is an operational effect that it is difficult for inconveniences such as adversely affecting the frequency characteristics to occur. As a method of changing the etching conditions so that the etching spreads to the side wall of the substrate 1, there is a method of using xenon difluoride as an etching gas. It becomes possible to spread to the side wall side like.
【0051】続いて、ダミー基板11を除去し(図3
L)、素子形成用レジスト膜7を除去した方法と同様の
方法により図16に示すようにレジストマスク8を除去
し(図3M)、角速度センサ15を得ることができる。
また、必要に応じて図20に示すように被実装体、例え
ば、外装ケース14に実装(図3N)する。Then, the dummy substrate 11 is removed (see FIG.
L), the resist mask 8 is removed as shown in FIG. 16 (FIG. 3M) by the same method as the method for removing the element forming resist film 7 to obtain the angular velocity sensor 15.
If necessary, as shown in FIG. 20, it is mounted on the mounted body, for example, the outer case 14 (FIG. 3N).
【0052】なお、以上の説明では電子部品として角速
度センサを用いたが、これに限定されるものではなく、
例えば、チップ抵抗器、振動子、アクチュエータ等の電
子部品においても同様の作用効果を奏するものである。Although the angular velocity sensor is used as the electronic component in the above description, the electronic component is not limited to this.
For example, electronic parts such as a chip resistor, a vibrator, and an actuator also have similar effects.
【0053】[0053]
【発明の効果】以上のように本発明は、基板の表面に複
数の電子素子を形成する第一の工程と、前記電子素子の
外周に沿って前記基板の表面側に溝を形成する第二の工
程と、基板の裏面側から基板の一部を前記溝に到達する
まで除去して前記複数の電子素子を互いに分離する第三
の工程を有する電子部品の製造方法であり、基板の裏面
側より基板の一部を除去することにより基板に複数形成
した電子素子を個片に分離することができるため効率的
に生産することができるという作用効果を奏する。As described above, according to the present invention, the first step of forming a plurality of electronic elements on the surface of the substrate and the second step of forming the groove on the surface side of the substrate along the outer periphery of the electronic element. And a third step of separating the plurality of electronic elements from each other by removing a part of the substrate from the back side of the substrate until the groove is reached, and the back side of the substrate By removing a part of the substrate, a plurality of electronic elements formed on the substrate can be separated into individual pieces, so that there is an effect that efficient production can be achieved.
【0054】加えて、基板に電子素子を形成する工程に
おいて基板は十分な厚みを有しており後に基板の裏面側
より基板の一部を除去することにより基板を所望厚みに
するため、基板の厚みが薄い小型の電子素子であっても
割れ不良を低減することができ、その結果、生産性の向
上に寄与することができるという作用効果も奏する。In addition, in the step of forming an electronic element on the substrate, the substrate has a sufficient thickness, and the substrate is made to have a desired thickness by removing a part of the substrate from the back side of the substrate later. Even with a small-sized electronic element having a small thickness, cracking defects can be reduced, and as a result, it is possible to contribute to improvement in productivity.
【図1】本発明の一実施の形態による角速度センサの斜
視図FIG. 1 is a perspective view of an angular velocity sensor according to an embodiment of the present invention.
【図2】同分解斜視図FIG. 2 is an exploded perspective view of the same.
【図3】本発明の一実施の形態による角速度センサの製
造工程を示す流れ図FIG. 3 is a flowchart showing a manufacturing process of the angular velocity sensor according to the embodiment of the present invention.
【図4】同製造工程の一部を示す断面図FIG. 4 is a sectional view showing a part of the manufacturing process.
【図5】同断面図FIG. 5 is a sectional view of the same.
【図6】同断面図FIG. 6 is a sectional view of the same.
【図7】同断面図FIG. 7 is a sectional view of the same.
【図8】同断面図FIG. 8 is a sectional view of the same.
【図9】同断面図FIG. 9 is a sectional view of the same.
【図10】同断面図FIG. 10 is a sectional view of the same.
【図11】同断面図FIG. 11 is a sectional view of the same.
【図12】同断面図FIG. 12 is a sectional view of the same.
【図13】同断面図FIG. 13 is a sectional view of the same.
【図14】同断面図FIG. 14 is a sectional view of the same.
【図15】同断面図FIG. 15 is a sectional view of the same.
【図16】同断面図FIG. 16 is a sectional view of the same.
【図17】同製造工程の一部を示す斜視図FIG. 17 is a perspective view showing a part of the manufacturing process.
【図18】同斜視図FIG. 18 is a perspective view of the same.
【図19】同製造工程の一部を示す断面図FIG. 19 is a sectional view showing a part of the manufacturing process.
【図20】本発明の一実施の形態による角速度センサを
実装後の斜視図FIG. 20 is a perspective view after mounting the angular velocity sensor according to the embodiment of the present invention.
1 基板 2 バッファ層 3 下部電極層 4 圧電層 5 上部電極層 5A 励振電極 5B 検出電極 6 補助電極 7 素子形成用レジスト膜 8 レジストマスク 9 溝 10A 腕部 10B 腕部 11 ダミー基板 12 接着層 13 電子素子 14 外装ケース 15 角速度センサ 1 substrate 2 buffer layers 3 Lower electrode layer 4 Piezoelectric layer 5 Upper electrode layer 5A excitation electrode 5B detection electrode 6 auxiliary electrodes 7 Element forming resist film 8 Resist mask 9 grooves 10A arm 10B arm 11 Dummy substrate 12 Adhesive layer 13 electronic devices 14 Outer case 15 Angular velocity sensor
───────────────────────────────────────────────────── フロントページの続き (72)発明者 林 道彦 大阪府門真市大字門真1006番地 松下電器 産業株式会社内 Fターム(参考) 2F105 BB15 CC01 CD02 CD06 ─────────────────────────────────────────────────── ─── Continued front page (72) Inventor Michihiko Hayashi 1006 Kadoma, Kadoma-shi, Osaka Matsushita Electric Sangyo Co., Ltd. F term (reference) 2F105 BB15 CC01 CD02 CD06
Claims (10)
第一の工程と、前記電子素子の外周に沿って前記基板の
表面側に溝を形成する第二の工程と、基板の裏面側から
基板の一部を前記溝に到達するまで除去して前記複数の
電子素子を互いに分離する第三の工程を有する電子部品
の製造方法。1. A first step of forming a plurality of electronic elements on a front surface of a substrate, a second step of forming a groove on the front surface side of the substrate along an outer periphery of the electronic element, and a back surface side of the substrate. A method for manufacturing an electronic component, comprising a third step of separating a part of the substrate until reaching the groove to separate the plurality of electronic elements from each other.
表面を除いてレジストマスクを形成する工程と、ドライ
エッチングを行う工程と、前記レジストマスクを除去す
る工程を有する請求項1に記載の電子部品の製造方法。2. The second step includes the step of forming a resist mask except for the surface of the substrate on which the groove is formed, the step of performing dry etching, and the step of removing the resist mask. A method for manufacturing the described electronic component.
程の後に行う請求項2に記載の電子部品の製造方法。3. The method of manufacturing an electronic component according to claim 2, wherein the step of removing the resist mask is performed after the third step.
ガスを用いて行う請求項2または請求項3に記載の電子
部品の製造方法。4. The method of manufacturing an electronic component according to claim 2, wherein the dry etching is performed using at least two kinds of gases.
とも1種類がエッチングを促進するガスであり、他の少
なくとも1種類はエッチングを抑制するガスである請求
項4に記載の電子部品の製造方法。5. The method of manufacturing an electronic component according to claim 4, wherein at least one kind of gas used for dry etching is a gas that promotes etching, and at least another kind of gas is a gas that suppresses etching.
とエッチングを抑制するガスの混合ガスを用いて行い、
基板の表面から溝を深く掘り下げるに従って前記エッチ
ングを促進するガスの混合比率を高くしてエッチングを
行う請求項5に記載の電子部品の製造方法。6. The etching is performed using a mixed gas of a gas that promotes etching and a gas that suppresses etching,
The method of manufacturing an electronic component according to claim 5, wherein the etching is performed by increasing the mixing ratio of the gas that promotes the etching as the groove is deeply dug from the surface of the substrate.
とエッチングを抑制するガスを交互に切り替えて繰り返
し行い、基板の表面から溝を深く掘り下げるに従って前
記エッチングを促進するガスの切り替え時間を多くして
エッチングを行う請求項5に記載の電子部品の製造方
法。7. The etching is repeated by alternately switching between a gas that promotes etching and a gas that suppresses etching, and as the groove is deeply digged from the surface of the substrate, the time for switching the gas that promotes etching is increased to perform etching. The method for manufacturing an electronic component according to claim 5, which is performed.
て2弗化キセノンを用いさらにドライエッチングを行う
請求項2または請求項3に記載の電子部品の製造方法。8. The method of manufacturing an electronic component according to claim 2, wherein after the dry etching is performed, the dry etching is further performed using xenon difluoride as a gas.
る方法として、ダミー基板を用いて少なくとも電子素子
の表面と前記ダミー基板とを接着層を介して接続し、基
板の裏面側から研削により行う請求項1に記載の電子部
品の製造方法。9. A method of removing a part of a substrate in the third step, wherein a dummy substrate is used to connect at least the front surface of the electronic element and the dummy substrate via an adhesive layer, and grinding is performed from the rear surface side of the substrate. The method for manufacturing an electronic component according to claim 1, which is performed by.
前記電子素子の外周面に形成する請求項9に記載の電子
部品の製造方法。10. The method of manufacturing an electronic component according to claim 9, wherein the adhesive layer is formed on the surface of the electronic element and at least on the outer peripheral surface of the electronic element.
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2002016553A JP4259019B2 (en) | 2002-01-25 | 2002-01-25 | Manufacturing method of electronic parts |
US10/473,980 US6984572B2 (en) | 2002-01-25 | 2003-01-24 | Method for manufacturing electronic component |
EP03703043A EP1388890A4 (en) | 2002-01-25 | 2003-01-24 | Method for manufacturing electronic component |
PCT/JP2003/000637 WO2003063219A1 (en) | 2002-01-25 | 2003-01-24 | Method for manufacturing electronic component |
CN03800194.2A CN1271684C (en) | 2002-01-25 | 2003-01-24 | Method for manufacturing electronic component |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2002016553A JP4259019B2 (en) | 2002-01-25 | 2002-01-25 | Manufacturing method of electronic parts |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2003218420A true JP2003218420A (en) | 2003-07-31 |
JP4259019B2 JP4259019B2 (en) | 2009-04-30 |
Family
ID=27652582
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2002016553A Expired - Lifetime JP4259019B2 (en) | 2002-01-25 | 2002-01-25 | Manufacturing method of electronic parts |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP4259019B2 (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2005203477A (en) * | 2004-01-14 | 2005-07-28 | Matsushita Electric Ind Co Ltd | Method of manufacturing piezoelectric element |
JP2005337899A (en) * | 2004-05-27 | 2005-12-08 | Matsushita Electric Ind Co Ltd | Angular velocity sensor, and manufacturing method for tuning fork type oscillator for angular velocity sensor |
WO2006003963A1 (en) * | 2004-07-01 | 2006-01-12 | Matsushita Electric Industrial Co., Ltd. | Angular velocity sensor and method of manufacturing the same |
JP2013178179A (en) * | 2012-02-28 | 2013-09-09 | Seiko Epson Corp | Sensor element, sensor device, and electronic apparatus |
JP2013192174A (en) * | 2012-03-15 | 2013-09-26 | Seiko Epson Corp | Manufacturing method of vibration piece, vibration piece and electronic apparatus |
-
2002
- 2002-01-25 JP JP2002016553A patent/JP4259019B2/en not_active Expired - Lifetime
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2005203477A (en) * | 2004-01-14 | 2005-07-28 | Matsushita Electric Ind Co Ltd | Method of manufacturing piezoelectric element |
JP2005337899A (en) * | 2004-05-27 | 2005-12-08 | Matsushita Electric Ind Co Ltd | Angular velocity sensor, and manufacturing method for tuning fork type oscillator for angular velocity sensor |
JP4529545B2 (en) * | 2004-05-27 | 2010-08-25 | パナソニック株式会社 | Angular velocity sensor |
WO2006003963A1 (en) * | 2004-07-01 | 2006-01-12 | Matsushita Electric Industrial Co., Ltd. | Angular velocity sensor and method of manufacturing the same |
JP2006017569A (en) * | 2004-07-01 | 2006-01-19 | Matsushita Electric Ind Co Ltd | Angular velocity sensor and its manufacturing method |
US7436107B2 (en) | 2004-07-01 | 2008-10-14 | Matsushita Electric Industrial Co., Ltd. | Angular velocity sensor and method for manufacturing the same |
JP4631329B2 (en) * | 2004-07-01 | 2011-02-16 | パナソニック株式会社 | Angular velocity sensor and manufacturing method thereof |
JP2013178179A (en) * | 2012-02-28 | 2013-09-09 | Seiko Epson Corp | Sensor element, sensor device, and electronic apparatus |
JP2013192174A (en) * | 2012-03-15 | 2013-09-26 | Seiko Epson Corp | Manufacturing method of vibration piece, vibration piece and electronic apparatus |
Also Published As
Publication number | Publication date |
---|---|
JP4259019B2 (en) | 2009-04-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4967707B2 (en) | Piezoelectric vibrator and manufacturing method thereof | |
JP5270412B2 (en) | Method for manufacturing bulk acoustic wave device | |
JP7081041B2 (en) | Thin-film bulk acoustic wave resonators and their manufacturing methods, filters, and radio frequency communication systems | |
WO2006106831A1 (en) | Surface acoustic wave device and method for manufacturing same | |
JP2001196883A (en) | Frequency adjustment method for piezo-resonator | |
CN112039461B (en) | Method for manufacturing bulk acoustic wave resonator | |
JP4434537B2 (en) | Piezoelectric functional parts | |
JP2004304490A (en) | Method and device for manufacturing thin-film piezoelectric resonator, thin-film piezoelectric resonator, and electronic component | |
CN1947333A (en) | Piezoelectric thin film vibrator | |
CN110739390A (en) | Temperature compensation type surface acoustic wave filter device and manufacturing method thereof | |
JP2003318685A (en) | Manufacturing method of quartz resonator | |
US6358429B1 (en) | Electronic device and method for producing the same | |
JP2007173915A (en) | Piezoelectric device unit and method of manufacturing same | |
US8764998B2 (en) | Method for manufacturing composite substrate | |
WO2004088840A1 (en) | Piezoelectric thin film device and method of producing the same | |
JP2007013383A (en) | Manufacturing method of piezoelectric resonator piece, and piezoelectric resonator piece | |
JP2007306434A (en) | Piezoelectric vibrator, and manufacturing method therefor | |
CN112039477A (en) | Film bulk acoustic resonator and manufacturing method thereof | |
KR102588798B1 (en) | Acoustic wave filter device and method for manufacturing the same | |
EP1315293A3 (en) | Fabrication of film bulk acoustic resonator | |
JP4259019B2 (en) | Manufacturing method of electronic parts | |
WO2003063219A1 (en) | Method for manufacturing electronic component | |
JP2007096369A (en) | Metal mask and method of cutting piezoelectric resonator element | |
JP2000228547A (en) | Manufacture of piezoelectric board | |
JP2019175962A (en) | Package and package manufacturing method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20050111 |
|
RD01 | Notification of change of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7421 Effective date: 20050704 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20081021 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20081222 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20090120 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20090202 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120220 Year of fee payment: 3 |
|
R151 | Written notification of patent or utility model registration |
Ref document number: 4259019 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R151 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120220 Year of fee payment: 3 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130220 Year of fee payment: 4 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130220 Year of fee payment: 4 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20140220 Year of fee payment: 5 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
EXPY | Cancellation because of completion of term |