JP2003209462A - Triangular wave generating circuit - Google Patents
Triangular wave generating circuitInfo
- Publication number
- JP2003209462A JP2003209462A JP2002005653A JP2002005653A JP2003209462A JP 2003209462 A JP2003209462 A JP 2003209462A JP 2002005653 A JP2002005653 A JP 2002005653A JP 2002005653 A JP2002005653 A JP 2002005653A JP 2003209462 A JP2003209462 A JP 2003209462A
- Authority
- JP
- Japan
- Prior art keywords
- terminal
- resistor
- capacitor
- voltage
- diode
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Abstract
Description
【発明の詳細な説明】
【０００１】
【発明の属する技術分野】この発明は、例えば、半導体
電力変換回路を構成するそれぞれの半導体素子へのパル
ス幅変調（ＰＷＭ）されたオン・オフ信号を生成するた
めの搬送波回路としての三角波電圧発生回路に関する。
【０００２】
【従来の技術】図２は、この種の三角波電圧発生回路の
従来例を示す回路構成図であり、Ｒａ，Ｒｂ，Ｒｃ，Ｒ
ｄは抵抗、Ｃはコンデンサ、Ｃｐは反転入力端子（図示
の「−」端子），非反転入力端子（図示の「＋」端
子），オープンコレクタ方式の出力端子を備えるコンパ
レータ素子（以下、単に素子Ｃｐとも称する）を示し、
また、この素子Ｃｐの電源端子は中間電位（０Ｖ）点を
基準電位端子（アース記号）とした図示しない制御電源
の両端（Ｖ＋，Ｖ−）に接続される。ここで、オープン
コレクタ方式の出力端子を備えるコンパレータ素子Ｃｐ
は反転入力端子の電位が非反転入力端子の電位より低い
ときには前記出力端子がオフ状態となり、このときには
該出力端子から見た内部インピーダンスが非常に大きな
値になり、また、反転入力端子の電位が非反転入力端子
の電位より高いときには前記出力端子がオン状態にな
り、このときの出力端子の電位は前記Ｖ−の電位とほぼ
等しくなる。
【０００３】図２の三角波電圧発生回路の動作を以下に
説明する。
【０００４】先ず、素子Ｃｐの出力端子がオフ状態のと
き、コンデンサＣには前記Ｖ＋から抵抗Ｒａと抵抗Ｒｃ
とを介した充電電流が流れ、この充電電流によりコンデ
ンサＣの素子Ｃｐの反転入力端子側の電圧が滑らかに上
昇する。このコンデンサＣの電圧が素子Ｃｐの非反転入
力端子の電圧、すなわち、Ｒｄの両端電圧より上昇する
と、素子Ｃｐの出力端子はオフ状態からオン状態に変わ
る。
【０００５】素子Ｃｐの出力端子がオン状態に変わる
と、コンデンサＣに蓄えられた電荷は抵抗Ｒｃと素子Ｃ
ｐの出力端子とを介して緩やかに前記Ｖ−側に流出す
る。このとき、前記基準電位端子から抵抗Ｒｄと抵抗Ｒ
ｂとを介した電流も前記Ｖ−に向かって流れるため、素
子Ｃｐの非反転入力端子の電位がマイナスの値になる。
従って、緩やかに低下するコンデンサＣの電圧が素子Ｃ
ｐの非反転入力端子の電圧より低くなると、素子Ｃｐの
出力端子はオン状態からオフ状態に変わる。
【０００６】上述の動作を繰り返すことにより、コンデ
ンサＣの両端電圧が三角波状に変化するが、このときの
両端電圧の最小値は、図２に示すようにマイナスとな
る。
【０００７】
【発明が解決しようとする課題】半導体電力変換回路を
構成するそれぞれの半導体素子へのパルス幅変調された
オン・オフ信号を生成するときには、三角波電圧と信号
波電圧との比較演算を行うが、この比較演算を行うコン
パレータ回路は、後段のロジック素子等とのインタフェ
ースを簡単にするために、例えば、端子電圧が５ボルト
の論理回路電源で動作させることが一般的である。
【０００８】前記コンパレータ回路を利用する際には、
三角波電圧自身の最小電圧が０ボルト、すなわち基準電
位であることが望ましいが、図２に示した従来の三角波
電圧発生回路が出力する三角波電圧の最小電圧は、上述
の如くマイナス電位となっている。従って、バイアス電
圧を発生するバイアス電源回路と、このバイアス電圧
と、従来の三角波電圧発生回路が出力する三角波電圧と
を加算演算して等価的に三角波電圧の最小電圧を０ボル
トにする加算回路とを追加する必要があり、その結果、
パルス幅変調のための回路構成全体を複雑にするという
難点があった。
【０００９】この発明の目的は上記問題点を解決し、簡
単な回路構成で三角波電圧自身の最小電圧が０ボルトの
三角波電圧発生回路を提供することにある。
【００１０】
【課題を解決するための手段】この発明の三角波電圧発
生回路では、中間電位点を基準電位端子とした制御電源
と、オープンコレクタ方式またはオープンドレイン方式
の出力端子を有するコンパレータ素子と、第１乃至第４
抵抗と、第１乃至第３ダイオードと、コンデンサとを備
え、前記制御電源の両端を前記コンパレータ素子の電源
端子に接続し、第１抵抗の一端を前記制御電源の正側端
子に接続し、第１抵抗の他端と第２抵抗の一端と第３抵
抗の一端と前記コンパレータ素子の出力端子とを互いに
接続し、第２抵抗の他端と前記コンパレータ素子の非反
転入力端子と第４抵抗の一端と第１ダイオードのカソー
ド端子とを互いに接続し、第４抵抗の他端と第１ダイオ
ードのアノード端子とを前記基準電位端子に接続し、第
３抵抗の他端と前記コンパレータ素子の反転入力端子と
第２ダイオードのカソード端子と第３ダイオードのアノ
ード端子とを互いに接続し、第２ダイオードのアノード
端子と第３ダイオードのカソード端子とコンデンサの一
端とを互いに接続し、コンデンサの他端を前記基準電位
端子に接続し、前記コンデンサの両端電圧を外部へ出力
することを特徴とする。
【００１１】この発明によれば、従来の回路構成にダイ
オード３個を付加することにより、出力する三角波電圧
の最小電圧をほぼ０ボルトにすることができる。
【００１２】
【発明の実施の形態】図１は、この発明の実施例を示す
三角波電圧発生回路の回路構成図であり、図２に示した
従来例回路と同一機能を有するものには同一符号を付し
ている。
【００１３】図１に示した回路構成ではコンパレータ素
子Ｃｐと、コンデンサＣと、第１抵抗としての抵抗Ｒ１
と、第２抵抗としての抵抗Ｒ２と、第３抵抗としての抵
抗Ｒ３と、第４抵抗としての抵抗Ｒ４と、第１ダイオー
ドとしてのダイオードＤ１と、第２ダイオードとしての
ダイオードＤ２と、第３ダイオードとしてのダイオード
Ｄ３と、従来例回路と同様の制御電源（図示せず）とを
備えている。
【００１４】すなわち、図１に示した三角波電圧発生回
路が図２に示した従来例回路構成と異なる点は、ダイオ
ードＤ１〜Ｄ３が追加されていることである。
【００１５】図１の三角波電圧発生回路の動作を以下に
説明する。
【００１６】先ず、素子Ｃｐの出力端子がオフ状態のと
き、コンデンサＣには前記Ｖ＋から抵抗Ｒ１と抵抗Ｒ３
とダイオードＤ３とを介した充電電流が流れ、この充電
電流によりコンデンサＣの素子Ｃｐの反転入力端子側の
電圧が滑らかに上昇する。このコンデンサＣの電圧が素
子Ｃｐの非反転入力端子の電圧、すなわち、Ｒ４の両端
電圧より上昇すると、素子Ｃｐの出力端子はオフ状態か
らオン状態に変わる。このとき、コンデンサＣの両端電
圧の最大電圧値を前記Ｖ＋の値より十分に小さく設定す
ることにより、該両端電圧はほぼ直線的に上昇する。
【００１７】次に、素子Ｃｐの出力端子がオン状態に変
わると、コンデンサＣに蓄えられた電荷はダイオードＤ
２と抵抗Ｒ３と素子Ｃｐの出力端子とを介して緩やかに
前記Ｖ−側に流出する。このとき、前記基準電位端子か
らダイオードＤ１と抵抗Ｒ２とを介した電流も前記Ｖ−
に向かって流れるため、素子Ｃｐの非反転入力端子の電
位がダイオードＤ１のえん層電圧分だけマイナスの値に
なる。従って、緩やかに低下するコンデンサＣの電圧が
素子Ｃｐの非反転入力端子の前記電圧より低くなると、
素子Ｃｐの出力端子はオン状態からオフ状態に変わる。
このとき、コンデンサＣの両端電圧の最小電圧値を前記
Ｖ−の電圧値より十分に小さく設定することにより、該
両端電圧はほぼ直線的に下降し、この下降した電圧が素
子Ｃｐの非反転入力端子の電圧より低くなると、素子Ｃ
ｐの出力端子はオン状態からオフ状態に変わる。ここ
で、抵抗Ｒ２と抵抗Ｒ３の抵抗値を等しく設定し、ダイ
オードＤ１とダイオードＤ２を同仕様のものを選定する
と、これらのダイオードに流れる電流はほぼ等しくなる
ことから、これらのダイオードのえん層電圧はほぼ等し
くなり、その結果、コンデンサＣの最小電圧もほぼ０ボ
ルトとなる。
【００１８】上述の動作を繰り返すことにより、この発
明の三角波電圧発生回路の出力であるコンデンサＣの両
端電圧が三角波状に変化し、このときの両端電圧の最小
値は図１に示すように０ボルトとなる。
【００１９】
【発明の効果】この発明によれば、従来の三角波電圧発
生回路に対して、小形，安価な３個の信号用ダイオード
を追加することで、例えば、半導体電力変換回路のＰＷ
Ｍ制御に好適な三角波電圧発生回路を提供することがで
きる。Description: BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to, for example, generating a pulse width modulated (PWM) on / off signal to each semiconductor element constituting a semiconductor power conversion circuit. The present invention relates to a triangular wave voltage generation circuit as a carrier circuit for performing the above operation. 2. Description of the Related Art FIG. 2 is a circuit diagram showing a conventional example of this kind of triangular wave voltage generating circuit, in which Ra, Rb, Rc, R
d is a resistor, C is a capacitor, Cp is a comparator element having an inverting input terminal (“−” terminal shown), a non-inverting input terminal (“+” terminal shown), and an open collector type output terminal (hereinafter simply referred to as an element). Cp).
The power supply terminal of the element Cp is connected to both ends (V +, V-) of a control power supply (not shown) whose intermediate potential (0 V) is a reference potential terminal (earth symbol). Here, a comparator element Cp having an open collector type output terminal
When the potential of the inverting input terminal is lower than the potential of the non-inverting input terminal, the output terminal is turned off. At this time, the internal impedance seen from the output terminal becomes a very large value. When the potential of the non-inverting input terminal is higher than the potential of the non-inverting input terminal, the output terminal is turned on, and the potential of the output terminal at this time becomes substantially equal to the potential of V-. The operation of the triangular-wave voltage generating circuit shown in FIG. 2 will be described below. First, when the output terminal of the element Cp is in the off state, the capacitor C is connected to the resistor Ra and the resistor Rc from V +.
The charging current flows through the inverting input terminal of the element Cp of the capacitor C due to the charging current. When the voltage of the capacitor C rises above the voltage of the non-inverting input terminal of the element Cp, that is, the voltage across Rd, the output terminal of the element Cp changes from the off state to the on state. When the output terminal of the element Cp changes to the on state, the electric charge stored in the capacitor C becomes equal to the resistance Rc and the element Cp.
It slowly flows out to the V- side through the output terminal of p. At this time, the resistance Rd and the resistance R
b also flows toward V-, so that the potential of the non-inverting input terminal of the element Cp becomes a negative value.
Therefore, the voltage of the capacitor C, which gradually decreases, becomes the element C
When the voltage becomes lower than the voltage at the non-inverting input terminal of p, the output terminal of the element Cp changes from the on state to the off state. By repeating the above operation, the voltage between both ends of the capacitor C changes in a triangular waveform. At this time, the minimum value of the voltage between both ends becomes negative as shown in FIG. [0007] When generating pulse width modulated on / off signals to respective semiconductor elements constituting a semiconductor power conversion circuit, a comparison operation between a triangular wave voltage and a signal wave voltage is performed. In general, a comparator circuit for performing this comparison operation is generally operated with a logic circuit power supply having a terminal voltage of 5 volts, for example, in order to simplify the interface with a subsequent logic element or the like. When using the comparator circuit,
It is desirable that the minimum voltage of the triangular wave voltage itself be 0 volt, that is, the reference potential. However, the minimum voltage of the triangular wave voltage output by the conventional triangular wave voltage generating circuit shown in FIG. 2 is a negative potential as described above. . Accordingly, a bias power supply circuit for generating a bias voltage, an addition circuit for adding the bias voltage and the triangular wave voltage output from the conventional triangular wave voltage generating circuit to equivalently set the minimum voltage of the triangular wave voltage to 0 volt, and Must be added, so that
There is a problem that the entire circuit configuration for pulse width modulation is complicated. An object of the present invention is to solve the above-mentioned problems and to provide a triangular wave voltage generating circuit in which the minimum voltage of the triangular wave voltage itself is 0 volt with a simple circuit configuration. In the triangular wave voltage generating circuit according to the present invention, a control power supply having an intermediate potential point as a reference potential terminal, a comparator element having an open collector type or open drain type output terminal, First to fourth
A resistor, first to third diodes, and a capacitor, wherein both ends of the control power supply are connected to a power supply terminal of the comparator element, one end of the first resistor is connected to a positive terminal of the control power supply, The other end of the first resistor, one end of the second resistor, one end of the third resistor, and the output terminal of the comparator element are connected to each other, and the other end of the second resistor, the non-inverting input terminal of the comparator element, and the fourth resistor One end and the cathode terminal of the first diode are connected to each other, the other end of the fourth resistor and the anode terminal of the first diode are connected to the reference potential terminal, and the other end of the third resistor and the inverting input of the comparator element. The terminal, the cathode terminal of the second diode, and the anode terminal of the third diode are connected to each other, and the anode terminal of the second diode, the cathode terminal of the third diode, and one end of the capacitor are connected to each other. , Connect the other end of the capacitor to the reference potential terminal, and outputs a voltage across the capacitor to the outside. According to the present invention, by adding three diodes to the conventional circuit configuration, the minimum voltage of the output triangular wave voltage can be reduced to almost 0 volt. FIG. 1 is a circuit diagram of a triangular wave voltage generating circuit according to an embodiment of the present invention. Components having the same functions as those of the conventional circuit shown in FIG. Is attached. In the circuit configuration shown in FIG. 1, a comparator element Cp, a capacitor C, and a resistor R1 as a first resistor are provided.
A resistor R2 as a second resistor, a resistor R3 as a third resistor, a resistor R4 as a fourth resistor, a diode D1 as a first diode, a diode D2 as a second diode, and a third diode. And a control power supply (not shown) similar to the conventional circuit. That is, the difference between the triangular wave voltage generating circuit shown in FIG. 1 and the conventional circuit configuration shown in FIG. 2 is that diodes D1 to D3 are added. The operation of the triangular wave voltage generating circuit shown in FIG. 1 will be described below. First, when the output terminal of the element Cp is in the off state, the capacitor C is connected to the resistor R1 and the resistor R3 from V +.
And the diode D3, the charging current flows, and the charging current causes the voltage on the inverting input terminal side of the element Cp of the capacitor C to rise smoothly. When the voltage of the capacitor C rises above the voltage of the non-inverting input terminal of the element Cp, that is, the voltage across R4, the output terminal of the element Cp changes from the off state to the on state. At this time, by setting the maximum voltage value of the voltage between both ends of the capacitor C to be sufficiently smaller than the value of V +, the voltage between both ends increases almost linearly. Next, when the output terminal of the element Cp changes to the ON state, the electric charge stored in the capacitor C is changed to the diode D
2, gently flows to the V- side through the resistor R3 and the output terminal of the element Cp. At this time, the current from the reference potential terminal via the diode D1 and the resistor R2 is also equal to the V-
, The potential of the non-inverting input terminal of the element Cp becomes a negative value by the amount corresponding to the voltage of the diode D1. Therefore, when the voltage of the capacitor C that gradually decreases becomes lower than the voltage of the non-inverting input terminal of the element Cp,
The output terminal of the element Cp changes from the on state to the off state.
At this time, by setting the minimum voltage value of the voltage between both ends of the capacitor C to be sufficiently smaller than the voltage value of V-, the voltage between both ends falls almost linearly, and this dropped voltage is applied to the non-inverting input of the element Cp. When the voltage becomes lower than the terminal voltage, the element C
The output terminal of p changes from the on state to the off state. Here, if the resistance values of the resistors R2 and R3 are set to be equal and the diodes D1 and D2 are selected to have the same specifications, the currents flowing through these diodes become almost equal. Are substantially equal, so that the minimum voltage of the capacitor C is also substantially 0 volt. By repeating the above operation, the voltage across the capacitor C, which is the output of the triangular wave voltage generating circuit of the present invention, changes in a triangular wave form, and the minimum value of the voltage at both ends is 0 as shown in FIG. Become a bolt. According to the present invention, by adding three small and inexpensive signal diodes to the conventional triangular wave voltage generating circuit, for example, the PW of a semiconductor power conversion circuit can be obtained.
A triangular wave voltage generation circuit suitable for M control can be provided.
【図面の簡単な説明】
【図１】この発明の実施例を示す三角波電圧発生回路の
回路構成図
【図２】従来例を示す三角波電圧発生回路の回路構成図
【符号の簡単な説明】
Ｃｐ ：コンパレータ素子
Ｒ１〜Ｒ４：抵抗
Ｄ１〜Ｄ３：ダイオード
Ｃ ：コンデンサBRIEF DESCRIPTION OF THE DRAWINGS FIG. 1 is a circuit configuration diagram of a triangular wave voltage generation circuit showing an embodiment of the present invention. FIG. 2 is a circuit configuration diagram of a triangular wave voltage generation circuit showing a conventional example. : Comparator elements R1 to R4: Resistors D1 to D3: Diode C: Capacitor
Claims (1)
源と、オープンコレクタ方式またはオープンドレイン方
式の出力端子を有するコンパレータ素子と、第１乃至第
４抵抗と、第１乃至第３ダイオードと、コンデンサとを
備え、 前記制御電源の両端を前記コンパレータ素子の電源端子
に接続し、第１抵抗の一端を前記制御電源の正側端子に
接続し、第１抵抗の他端と第２抵抗の一端と第３抵抗の
一端と前記コンパレータ素子の出力端子とを互いに接続
し、第２抵抗の他端と前記コンパレータ素子の非反転入
力端子と第４抵抗の一端と第１ダイオードのカソード端
子とを互いに接続し、第４抵抗の他端と第１ダイオード
のアノード端子とを前記基準電位端子に接続し、第３抵
抗の他端と前記コンパレータ素子の反転入力端子と第２
ダイオードのカソード端子と第３ダイオードのアノード
端子とを互いに接続し、第２ダイオードのアノード端子
と第３ダイオードのカソード端子とコンデンサの一端と
を互いに接続し、コンデンサの他端を前記基準電位端子
に接続し、 前記コンデンサの両端電圧を外部へ出力することを特徴
とする三角波電圧発生回路。Claims: 1. A control power supply having an intermediate potential point as a reference potential terminal, a comparator element having an open collector type or open drain type output terminal, first to fourth resistors, and a first to fourth resistors. And a third diode and a capacitor, wherein both ends of the control power supply are connected to a power supply terminal of the comparator element, one end of the first resistor is connected to a positive terminal of the control power supply, and the other end of the first resistor is provided. And one end of a second resistor, one end of a third resistor, and an output terminal of the comparator element, and the other end of the second resistor, a non-inverting input terminal of the comparator element, one end of a fourth resistor, and a first diode. The other end of the fourth resistor and the anode terminal of the first diode are connected to the reference potential terminal. The other end of the third resistor and the inverting input terminal of the comparator element are connected to each other. When the second
The cathode terminal of the diode and the anode terminal of the third diode are connected to each other, the anode terminal of the second diode, the cathode terminal of the third diode, and one end of the capacitor are connected to each other, and the other end of the capacitor is connected to the reference potential terminal. A triangular-wave voltage generating circuit for outputting a voltage between both ends of the capacitor to the outside.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2002005653A JP3906982B2 (en) | 2002-01-15 | 2002-01-15 | Triangular wave voltage generator |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2002005653A JP3906982B2 (en) | 2002-01-15 | 2002-01-15 | Triangular wave voltage generator |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2003209462A true JP2003209462A (en) | 2003-07-25 |
| JP3906982B2 JP3906982B2 (en) | 2007-04-18 |
Family
ID=27644640
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2002005653A Expired - Fee Related JP3906982B2 (en) | 2002-01-15 | 2002-01-15 | Triangular wave voltage generator |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP3906982B2 (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1848683B (en) * | 2005-04-15 | 2010-05-05 | 鸿富锦精密工业（深圳）有限公司 | Trianglar-wave generator and pulse-width modulation signal generating circuit containing the same |
-
2002
- 2002-01-15 JP JP2002005653A patent/JP3906982B2/en not_active Expired - Fee Related
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1848683B (en) * | 2005-04-15 | 2010-05-05 | 鸿富锦精密工业（深圳）有限公司 | Trianglar-wave generator and pulse-width modulation signal generating circuit containing the same |
Also Published As
| Publication number | Publication date |
|---|---|
| JP3906982B2 (en) | 2007-04-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN1848683B (en) | Trianglar-wave generator and pulse-width modulation signal generating circuit containing the same | |
| CN108880492A (en) | D audio frequency amplifier and its reduction method of output-stage power consumption | |
| TW201029302A (en) | Slope compensation circuit | |
| TW200822500A (en) | Pre-bias protection circuit for converter | |
| TWI385914B (en) | Low distortion switching amplifier circuits and methods | |
| TW200537792A (en) | Switching regulator | |
| JP2004180382A (en) | Step-down circuit, power circuit, and semiconductor integrated circuit | |
| JP2005322957A (en) | Class d amplifier | |
| US9543933B2 (en) | Control circuit, DCDC converter, and driving method | |
| JP2946091B2 (en) | Switching regulator | |
| JP4211465B2 (en) | Pulse width modulation circuit | |
| US7616458B2 (en) | PWM current controlling apparatuses capable of optimally correcting load current | |
| US7102320B1 (en) | Half-bridge control circuit | |
| JP2003209462A (en) | Triangular wave generating circuit | |
| JP6868492B2 (en) | Pulse generation circuit | |
| US20100045350A1 (en) | Semiconductor Device and Amplification Device Generating Triangular Wave Synchronized with Clock Signal | |
| JP4310982B2 (en) | Non-isolated step-down converter and electronic device using the same | |
| JP5499431B2 (en) | Triangular wave generation circuit | |
| TW201347397A (en) | Motor driving circuit and method thereof | |
| JP5713543B2 (en) | Pulse width modulation circuit and switching amplifier using the same | |
| US8970269B2 (en) | Pulse width modulator and switching amplifier | |
| CN111464141A (en) | Digital audio power amplifier and electronic equipment | |
| JP2009141408A (en) | Pulse width modulation circuit, and switching amplifier using the same | |
| JP5978988B2 (en) | Pulse width modulation circuit and switching amplifier | |
| US6879199B2 (en) | PWM control signal generation method and apparatus |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A625 | Written request for application examination (by other person) |
Free format text: JAPANESE INTERMEDIATE CODE: A625 Effective date: 20040812 |
|
| A711 | Notification of change in applicant |
Free format text: JAPANESE INTERMEDIATE CODE: A711 Effective date: 20041201 |
|
| RD03 | Notification of appointment of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7423 Effective date: 20041210 |
|
| RD04 | Notification of resignation of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7424 Effective date: 20060210 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20061221 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20061228 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20070110 |
|
| R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110126 Year of fee payment: 4 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110126 Year of fee payment: 4 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120126 Year of fee payment: 5 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120126 Year of fee payment: 5 |
|
| S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313111 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120126 Year of fee payment: 5 |
|
| R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130126 Year of fee payment: 6 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130126 Year of fee payment: 6 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20140126 Year of fee payment: 7 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| LAPS | Cancellation because of no payment of annual fees |